

# MIPS32® 34K<sup>™</sup> Processor Core Family Software User's Manual

Document Number: MD00534 Revision 01.02 December 19, 2006

MIPS Technologies, Inc. 1225 Charleston Road Mountain View, CA 94043-1353

Copyright © 2006 MIPS Technologies Inc. All rights reserved.

Copyright © 2006 MIPS Technologies, Inc. All rights reserved.

Unpublished rights (if any) reserved under the copyright laws of the United States of America and other countries.

This document contains information that is proprietary to MIPS Technologies, Inc. ("MIPS Technologies"). Any copying, reproducing, modifying or use of this information (in whole or in part) that is not expressly permitted in writing by MIPS Technologies or an authorized third party is strictly prohibited. At a minimum, this information is protected under unfair competition and copyright laws. Violations thereof may result in criminal penalties and fines.

Any document provided in source format (i.e., in a modifiable form such as in FrameMaker or Microsoft Word format) is subject to use and distribution restrictions that are independent of and supplemental to any and all confidentiality restrictions. UNDER NO CIRCUMSTANCES MAY A DOCUMENT PROVIDED IN SOURCE FORMAT BE DISTRIBUTED TO A THIRD PARTY IN SOURCE FORMAT WITHOUT THE EXPRESS WRITTEN PERMISSION OF MIPS TECHNOLOGIES, INC.

MIPS Technologies reserves the right to change the information contained in this document to improve function, design or otherwise. MIPS Technologies does not assume any liability arising out of the application or use of this information, or of any error or omission in such information. Any warranties, whether express, statutory, implied or otherwise, including but not limited to the implied warranties of merchantability or fitness for a particular purpose, are excluded. Except as expressly provided in any written license agreement from MIPS Technologies or an authorized third party, the furnishing of this document does not give recipient any license to any intellectual property rights, including any patent rights, that cover the information in this document.

The information contained in this document shall not be exported, reexported, transferred, or released, directly or indirectly, in violation of the law of any country or international law, regulation, treaty, Executive Order, statute, amendments or supplements thereto. Should a conflict arise regarding the export, reexport, transfer, or release of the information contained in this document, the laws of the United States of America shall be the governing law.

The information contained in this document constitutes one or more of the following: commercial computer software, commercial computer software documentation or other commercial items. If the user of this information, or any related documentation of any kind, including related technical data or manuals, is an agency, department, or other entity of the United States government ("Government"), the use, duplication, reproduction, release, modification, disclosure, or transfer of this information, or any related documentation of any kind, is restricted in accordance with Federal Acquisition Regulation 12.212 for civilian agencies and Defense Federal Acquisition Regulation Supplement 227.7202 for military agencies. The use of this information by the Government is further restricted in accordance with the terms of the license agreement(s) and/or applicable contract terms and conditions covering this information from MIPS Technologies or an authorized third party.

MIPS I, MIPS II, MIPS II, MIPS IV, MIPS V, MIPS-3D, MIPS 16, MIPS 16e, MIPS 32, MIPS 64, MIPS-Based, MIPSsim, MIPSpro, MIPS Technologies logo, MIPS RISC CERTIFIED POWER logo, MIPS-VERIFIED, 4K, 4Kc, 4Km, 4Kp, 4KE, 4KEc, 4KEm, 4KEp, 4KS, 4KSc, 4KSd, M4K, 5K, 5Kc, 5Kf, 20K, 20Kc, 24K, 24Kc, 24KE, 24KEc, 24KEf, 25Kf, 34K, 34Kc, 34Kf, R3000, R4000, R5000, ASMACRO, Atlas, "At the core of the user experience.", BusBridge, CorExtend, CoreFPGA, CoreLV, EC, JALGO, Malta, MDMX, MGB, PDtrace, the Pipeline, Pro Series, QuickMIPS, SEAD, SEAD-2, SmartMIPS, SOC-it, and YAMON are trademarks or registered trademarks of MIPS Technologies, Inc. in the United States and other countries.

All other trademarks referred to herein are the property of their respective owners.

Template: nB1.01, Built with tags: 2B MIPS32 PROC

## **Table of Contents**

Table of Contents	3
List of Figures	13
List of Tables	17
Chapter 1: Introduction to the MIPS32® 34K™ Processor Core Family	23
1.1: 34K <sup>™</sup> Core Features	
1.2: 34K™ Core Block Diagram	
1.2.1: Logic Blocks	
1.2.1.1: Execution Unit	
1.2.1.2: Multiply/Divide Unit (MDU)	
1.2.1.3: System Control Coprocessor (CP0)	
1.2.1.4: Memory Management Unit (MMU)	
1.2.1.5: Fetch Unit	
1.2.1.6: Thread Schedule Unit (TSU)	
1.2.1.7: Instruction Cache	
1.2.1.8: Load/Store Unit	
1.2.1.9: Data Cache	
1.2.1.10: Bus Interface Unit (BIU)	
1.2.1.11: Power Management	
1.2.1.12: MIPS16e <sup>™</sup> Application Specific Extension	
1.2.1.13: EJTAG Debug	
1.2.1.14: CorExtend <sup>™</sup> User Defined Instructions	
Chapter 2: Pipeline of the 34K <sup>™</sup> Core	
2.1: Pipeline Stages	
2.1.1: IF Stage: Instruction Fetch First	
2.1.2: IS - Instruction Fetch Second	
2.1.3: IR - Instruction Recode (MIPS16e only)	
2.1.4: IK - Instruction Kill (MIPS16e only)	
2.1.5: IT - Instruction Fetch Third	
2.1.6: RF - Register File Access	
2.1.7: AG - Address Generation	
2.1.8: EX - Execute/Memory Access	
2.1.9: MS - Memory Access Second	
2.1.10: ER- Exception Resolution	
2.1.11: WB - Writeback	
2.2: Instruction Fetch	
2.2.1: Branch History Table	
2.2.1.1: Branch Target Calculation	
2.2.2: Return Prediction Stack	
2.2.3: ITLB	
2.2.4: Cache Miss Timing	
2.2.5: MIPS16e <sup>™</sup>	
2.3: Load Store Unit	

2.3.1: DTLB	
2.3.2: Data Cache Access	
2.3.3: Outstanding misses	
2.3.4: Uncached Accesses	
2.4: MDU Pipeline	
2.4.1: Multiply Pipeline Stages	
2.4.2: Divide Operations.	
2.5: Skewed ALU	
2.6: Interlock Handling	
2.7: Instruction Interlocks	
2.7: Instruction interlocks	
2.8.1: Types of Hazards	
2.8.1.1: Execution Hazards	
2.8.1.2: Instruction Hazards	
2.8.2: Instruction Listing	
2.8.2.1: Instruction Encoding	
2.8.3: Eliminating Hazards	
2.9: Instruction Rollback And Its Implications	59
Chapter 3: Floating-Point Unit of the 34Kf <sup>™</sup> Core	
3.1: Features Overview	
3.1.1: IEEE Standard 754	
3.2: Enabling the Floating-Point Coprocessor	
3.3: Data Formats	63
3.3.1: Floating-Point Formats	63
3.3.1.1: Normalized and Denormalized Numbers	65
3.3.1.2: Reserved Operand Values—Infinity and NaN	65
3.3.1.3: Infinity and Beyond	
3.3.1.4: Signalling Non-Number (SNaN)	
3.3.1.5: Quiet Non-Number (QNaN)	
3.3.2: Fixed-Point Formats	
3.4: Floating-Point General Registers	
3.4.1: FPRs and Formatted Operand Layout	
3.4.2: Formats of Values Used in FP Registers	
3.4.3: Binary Data Transfers (32-Bit and 64-Bit)	
3.5: Floating-Point Control Registers	
3.5.1: Floating-Point Implementation Register (FIR, CP1 Control Register 0)	
3.5.2: Floating-Point Condition Codes Register (FICR, CP1 Control Register 0)	
3.5.3: Floating-Point Exceptions Register (FEXR, CP1 Control Register 26)	12
3.5.4: Floating-Point Enables Register (FENR, CP1 Control Register 28)	
3.5.5: Floating-Point Control and Status Register (FCSR, CP1 Control Register 31)	
3.5.6: Operation of the FS/FO/FN Bits	
3.5.6.1: Flush To Zero Bit	
3.5.6.2: Flush Override Bit	
3.5.6.3: Flush to Nearest	
3.5.6.4: Recommended FS/FO/FN Settings	
3.5.7: FCSR Cause Bit Update Flow	
3.5.7.1: Exceptions Triggered by CTC1	
3.5.7.2: Generic Flow	
3.5.7.3: Multiply-Add Flow	
3.5.7.4: Cause Update Flow for Input Operands	80
3.5.7.5: Cause Update Flow for Unimplemented Operations	80
3.6: Instruction Overview	80

3.6.1: Data Transfer Instructions	
3.6.1.1: Data Alignment in Loads, Stores, and Moves	
3.6.1.2: Addressing Used in Data Transfer Instructions	
3.6.2: Arithmetic Instructions	
3.6.3: Conversion Instructions	83
3.6.4: Formatted Operand-Value Move Instructions	
3.6.5: Conditional Branch Instructions	
3.6.6: Miscellaneous Instructions	
3.7: Exceptions	
3.7.1: Precise Exception Mode	
3.7.2: Exception Conditions	
3.7.2.1: Invalid Operation Exception	
3.7.2.2: Division By Zero Exception	
3.7.2.3: Underflow Exception	
3.7.2.4: Overflow Exception	
3.7.2.5: Inexact Exception	
3.7.2.6: Unimplemented Operation Exception	
3.8: Pipeline and Performance	
3.8.1: Pipeline Overview	
3.8.1.1: FR Stage - Decode, Register Read, and Unpack	
3.8.1.2: M1 Stage - Multiply Tree	
3.8.1.3: M2 Stage - Multiply Complete	
3.8.1.4: A1 Stage - Addition First Step	
3.8.1.5: A2 Stage - Addition Second and Final Step	
3.8.1.6: FP Stage - Result Pack	
3.8.1.7: FW Stage - Register Write	
3.8.2: Bypassing	
3.8.3: Repeat Rate and Latency	
Chapter 4: The MIPS® DSP Application-Specific Extension to the MIPS32® Instruct	tion Set93
4.1: Additional Register State for the DSP ASE	
4.1.1: Additional HI-LO Registers	
4.1.2: DSP Control Register	
4.2: Software Detection of the DSP ASE	
Chapter 5: Memory Management of the 34K <sup>™</sup> Core	
5.1: Introduction	
5.2: Modes of Operation	
5.2: Modes of Operation 5.2.1: Virtual Memory Segments	
5.2: Modes of Operation 5.2.1: Virtual Memory Segments 5.2.1.1: Unmapped Segments	99 100
<ul> <li>5.2: Modes of Operation</li></ul>	
<ul> <li>5.2: Modes of Operation</li></ul>	
<ul> <li>5.2: Modes of Operation</li></ul>	
<ul> <li>5.2: Modes of Operation</li></ul>	99 
<ul> <li>5.2: Modes of Operation</li> <li>5.2.1: Virtual Memory Segments</li> <li>5.2.1.1: Unmapped Segments</li> <li>5.2.1.2: Mapped Segments</li> <li>5.2.2: User Mode</li> <li>5.2.3: Supervisor Mode</li> </ul>	99 
<ul> <li>5.2: Modes of Operation</li></ul>	99 100 101 101 102 104 104 106
<ul> <li>5.2: Modes of Operation</li> <li>5.2.1: Virtual Memory Segments</li> <li>5.2.1.1: Unmapped Segments</li> <li>5.2.1.2: Mapped Segments</li> <li>5.2.2: User Mode</li> <li>5.2.3: Supervisor Mode</li> <li>5.2.4: Kernel Mode</li> <li>5.2.4.1: Kernel Mode, User Space (kuseg)</li> <li>5.2.4.2: Kernel Mode, Kernel Space 0 (kseg0)</li> <li>5.2.4.3: Kernel Mode, Kernel Space 1 (kseg1)</li> </ul>	99 100 101 101 102 104 106 106 106
<ul> <li>5.2: Modes of Operation</li></ul>	99 100 101 101 102 104 106 106 106 106 107
<ul> <li>5.2: Modes of Operation</li> <li>5.2.1: Virtual Memory Segments</li> <li>5.2.1.1: Unmapped Segments</li> <li>5.2.1.2: Mapped Segments</li> <li>5.2.2: User Mode</li> <li>5.2.3: Supervisor Mode</li> <li>5.2.4: Kernel Mode</li> <li>5.2.4.1: Kernel Mode, User Space (kuseg)</li> <li>5.2.4.2: Kernel Mode, Kernel Space 0 (kseg0)</li> <li>5.2.4.3: Kernel Mode, Kernel Space 1 (kseg1)</li> </ul>	99 100 101 101 102 104 106 106 106 106 107
<ul> <li>5.2: Modes of Operation</li></ul>	99 100 101 101 102 104 106 106 106 107 107
<ul> <li>5.2: Modes of Operation</li> <li>5.2.1: Virtual Memory Segments</li> <li>5.2.1.1: Unmapped Segments</li> <li>5.2.1.2: Mapped Segments</li> <li>5.2.2: User Mode</li> <li>5.2.3: Supervisor Mode</li> <li>5.2.4: Kernel Mode</li> <li>5.2.4.1: Kernel Mode, User Space (kuseg)</li> <li>5.2.4.2: Kernel Mode, Kernel Space 0 (kseg0)</li> <li>5.2.4.3: Kernel Mode, Kernel Space 1 (kseg1)</li> <li>5.2.4.4: Kernel Mode, Kernel Space 2 (ksseg/kseg2)</li> <li>5.2.4.5: Kernel Mode, Kernel Space 3 (kseg3)</li> </ul>	99 100 101 101 102 104 106 106 106 107 107 107
<ul> <li>5.2: Modes of Operation</li></ul>	99 100 101 101 102 104 106 106 106 106 107 107 107 107

5.3.1: Joint TLB	109
5.3.2: Instruction TLB	111
5.3.3: Data TLB	112
5.4: Virtual-to-Physical Address Translation	112
5.4.1: Hits, Misses, and Multiple Matches	
5.4.2: Memory Space	
5.4.2.1: Page Sizes	
5.4.2.2: Replacement Algorithm	
5.4.3: TLB Instructions	
5.4.4: Shared TLB mode	
5.5: Fixed Mapping MMU	
5.6: System Control Coprocessor	
Observation 0. Exception a surplus terminate in the 0.41/TM Osma	404
Chapter 6: Exceptions and Interrupts in the 34K <sup>™</sup> Core	
6.1: Exception Conditions	
6.2: Exception Priority	
6.3: Interrupts	
6.3.1: Interrupt Modes	
6.3.1.1: Interrupt Compatibility Mode	124
6.3.1.2: Vectored Interrupt Mode	126
6.3.1.3: External Interrupt Controller Mode	129
6.3.2: Generation of Exception Vector Offsets for Vectored Interrupts	
6.4: GPR Shadow Registers	
6.5: Exception Vector Locations	
6.6: General Exception Processing	
6.7: Debug Exception Processing	
6.8: Exceptions	
6.8.1: Reset Exception	
6.8.2: Debug Single Step Exception	
6.8.3: Debug Interrupt Exception	
6.8.4: Non-Maskable Interrupt (NMI) Exception	
6.8.5: Interrupt Exception	
6.8.6: Debug Instruction Break Exception	
6.8.7: Watch Exception — Instruction Fetch or Data Access	
6.8.8: Address Error Exception — Instruction Fetch/Data Access	
6.8.9: TLB Refill Exception — Instruction Fetch or Data Access	
6.8.10: TLB Invalid Exception — Instruction Fetch or Data Access	
6.8.11: Cache Error Exception	
6.8.12: Bus Error Exception — Instruction Fetch or Data Access	
6.8.13: Debug Software Breakpoint Exception	
6.8.14: Execution Exception — System Call	
6.8.15: Execution Exception — Breakpoint	
6.8.16: Execution Exception — Reserved Instruction	148
6.8.17: Execution Exception — Coprocessor Unusable	148
6.8.18: Execution Exception — CorExtend block Unusable	149
6.8.19: Execution Exception — Floating Point Exception	149
6.8.20: Execution Exception — Integer Overflow	
6.8.21: Execution Exception — Trap	
6.8.22: Execution Exception — C2E	
6.8.23: Execution Exception — IS1	
6.8.24: Execution Exceptions — MT_ov, MT_under, MT_invalid, MT_yield_sched	
6.8.25: Thread Exceptions — MT_gs, MT_gss	
6.8.26: Debug Data Break Exception	
olorzo. Dobug Dulu Drouk Ektophoritini	

6.8.27: TLB Modified Exception — Data Access	152
6.9: Exception Handling and Servicing Flowcharts	153
Chapter 7: CP0 Registers of the 34K <sup>™</sup> Core	
7.1: CP0 Register Summary	
7.2: CP0 Register Descriptions	
7.2.1: Index Register (CP0 Register 0, Select 0)	
7.2.2: MVPControl Register (CP0 Register 0, Select 1)	
7.2.3: MVPConf0-1 Registers (CP0 Register 0, Select 2-3)	
7.2.4: Random Register (CP0 Register 1, Select 0)	
7.2.5: VPEControl Register (CP0 Register 1, Select 1)	
7.2.6: VPEConf0-1 Register (CP0 Register 1, Select 2,3)	
7.2.7: YQMask Register (CP0 Register 1, Select 4)	
7.2.8: VPESchedule Register (CP0 Register 1, Select 5)	
7.2.9: VPEScheFBack Register (CP0 Register 1, Select 6)	
7.2.10: VPEOpt Register (CP0 Register 1, Select 7)	
7.2.11: EntryLo0 and EntryLo1 Registers (CP0 Registers 2 and 3, Select 0)	
7.2.12: TCStatus Register (CP0 Register 2, Select 1)	
7.2.13: TCBind Register (CP0 Register 2, Select 2)	
7.2.14: TCRestart Register (CP0 Register 2, Select 2)	
7.2.15: TCHalt Register (CP0 Register 2, Select 4)	
7.2.16: TCContext Register (CP0 Register 2, Select 4)	
7.2.17: TCSchedule Register (CP0 Register 2, Select 5)	
7.2.18: TCScheFBack Register (CP0 Register 2, Select 7)	
7.2.19: Context Register (CP0 Register 4, Select 0)	
7.2.20: PageMask Register (CP0 Register 5, Select 0)	
7.2.21: Wired Register (CP0 Register 6, Select 0)	
7.2.22: SRSConf0 (CP0 Register 6, Select 1)	
7.2.23: SRSConf1-4 (CP0 Register 6, Select 2-5)	
7.2.24: HWREna Register (CP0 Register 7, Select 0)	
7.2.25: BadVAddr Register (CP0 Register 8, Select 0)	
7.2.26: Count Register (CP0 Register 9, Select 0)	
7.2.27: EntryHi Register (CP0 Register 10, Select 0)	
7.2.28: Compare Register (CP0 Register 11, Select 0)	
7.2.29: Status Register (CP0 Register 12, Select 0)	
7.2.29.1: Operating Modes	
7.2.29.2: Coprocessor Accessibility	
7.2.30: IntCtl Register (CP0 Register 12, Select 1)	184
7.2.31: SRSCtl Register (CP0 Register 12, Select 2)	
7.2.32: SRSMap Register (CP0 Register 12, Select 3)	
7.2.33: Cause Register (CP0 Register 13, Select 0)	
7.2.34: Exception Program Counter (CP0 Register 14, Select 0)	
7.2.35: Processor Identification (CP0 Register 15, Select 0)	
7.2.36: EBase Register (CP0 Register 15, Select 1)	
7.2.37: Config Register (CP0 Register 16, Select 0)	
7.2.38: Config1 Register (CP0 Register 16, Select 1)	
7.2.39: Config2 Register (CP0 Register 16, Select 2)	
7.2.40: Config3 Register (CP0 Register 16, Select 3)	
7.2.41: Config7 Register (CP0 Register 16, Select 7)	
7.2.42: LLAddr Register (CP0 Register 17, Select 0)	
7.2.43: WatchLo Register (CP0 Register 18, Select 0-3)	
7.2.44: WatchHi Register (CP0 Register 19, Select 0-3)	
7.2.45: Debug Register (CP0 Register 23, Select 0)	

7.2.46: Trace Control Register (CP0 Register 23, Select 1)	
7.2.47: Trace Control2 Register (CP0 Register 23, Select 2)	
7.2.48: User Trace Data Register (CP0 Register 23, Select 3)	
7.2.49: TraceIBPC Register (CP0 Register 23, Select 4)	
7.2.50: TraceDBPC Register (CP0 Register 23, Select 5)	
7.2.51: Debug Exception Program Counter Register (CP0 Register 24, Select 0)	
7.2.52: Performance Counter Register (CP0 Register 25, select 0-7)	
7.2.53: ErrCtl Register (CP0 Register 26, Select 0)	
7.2.54: CacheErr Register (CP0 Register 27, Select 0)	
7.2.55: TagLo Register (CP0 Register 28, Select 0,2,4)	
7.2.56: DataLo Register (CP0 Register 28, Select 1,3,5)	
7.2.57: DataHi Register (CP0 Register 29, Select 1,5)	
7.2.58: ErrorEPC (CP0 Register 30, Select 0)	
7.2.59: DeSave Register (CP0 Register 31, Select 0)	
Chapter 8: Hardware and Software Initialization of the 34K <sup>™</sup> Core	
8.1: Hardware-Initialized Processor State	
8.1.1: Coprocessor 0 State	
8.1.2: TLB Initialization	
8.1.3: Bus State Machines	
8.1.4: Static Configuration Inputs	
8.1.5: Fetch Address	
8.2: Software Initialized Processor State	
8.2.1: Register File	
8.2.2: TLB	
8 2 3 Caches	
8.2.3: Caches	
8.2.4: Coprocessor 0 State	
8.2.4: Coprocessor 0 State	
<ul> <li>8.2.4: Coprocessor 0 State</li></ul>	240 240 <b>241</b> 241 241 241 242
<ul> <li>8.2.4: Coprocessor 0 State</li></ul>	240 240 <b>241</b> 241 241 241 242 242 243
<ul> <li>8.2.4: Coprocessor 0 State</li></ul>	240 240 <b>241</b> 241 241 242 242 243 243
<ul> <li>8.2.4: Coprocessor 0 State</li> <li>8.2.5: Multi-Threading Initialization</li> </ul> Chapter 9: Caches of the 34K <sup>™</sup> Core <ul> <li>9.1: Cache Configurations</li> <li>9.2: Instruction Cache</li> <li>9.2.1: Virtual Aliasing</li> <li>9.2.2: Precode bits</li> <li>9.2.3: Parity</li> <li>9.3: Data Cache</li> </ul>	240 240 <b>241</b> 241 241 242 243 243 243 243
<ul> <li>8.2.4: Coprocessor 0 State</li> <li>8.2.5: Multi-Threading Initialization</li> </ul> Chapter 9: Caches of the 34K <sup>™</sup> Core <ul> <li>9.1: Cache Configurations</li> <li>9.2: Instruction Cache</li> <li>9.2.1: Virtual Aliasing</li> <li>9.2.2: Precode bits</li> <li>9.2.3: Parity</li> </ul> 9.3: Data Cache <ul> <li>9.3.1: Parity</li> </ul>	240 240 <b>241</b> 241 241 242 243 243 243 243 243 244
<ul> <li>8.2.4: Coprocessor 0 State</li></ul>	240 240 <b>241</b> 241 241 242 243 243 243 243 243 243
<ul> <li>8.2.4: Coprocessor 0 State</li> <li>8.2.5: Multi-Threading Initialization</li> <li>Chapter 9: Caches of the 34K<sup>™</sup> Core</li> <li>9.1: Cache Configurations</li> <li>9.2: Instruction Cache</li> <li>9.2.1: Virtual Aliasing</li> <li>9.2.2: Precode bits</li> <li>9.2.3: Parity</li> <li>9.3: Data Cache</li> <li>9.3.1: Parity</li> <li>9.4: Uncached Accelerated Stores</li> <li>9.5: Cache Protocols</li> </ul>	240 240 <b>241</b> 241 241 242 243 243 243 243 243 243 244 244 244
<ul> <li>8.2.4: Coprocessor 0 State</li> <li>8.2.5: Multi-Threading Initialization</li> <li>Chapter 9: Caches of the 34K<sup>™</sup> Core</li> <li>9.1: Cache Configurations</li> <li>9.2: Instruction Cache</li> <li>9.2.1: Virtual Aliasing</li> <li>9.2.2: Precode bits</li> <li>9.2.3: Parity</li> <li>9.3: Data Cache</li> <li>9.3.1: Parity</li> <li>9.4: Uncached Accelerated Stores</li> <li>9.5: Cache Protocols</li> <li>9.5.1: Cache Organization</li> </ul>	240 240 <b>241</b> 241 241 242 243 243 243 243 243 244 244 244 245 245
<ul> <li>8.2.4: Coprocessor 0 State</li></ul>	240 240 <b>241</b> 241 241 242 243 243 243 243 243 243 244 244 244
<ul> <li>8.2.4: Coprocessor 0 State</li> <li>8.2.5: Multi-Threading Initialization</li> <li>Chapter 9: Caches of the 34K<sup>™</sup> Core</li> <li>9.1: Cache Configurations</li> <li>9.2: Instruction Cache</li> <li>9.2.1: Virtual Aliasing</li> <li>9.2.2: Precode bits</li> <li>9.2.3: Parity</li> <li>9.3: Data Cache</li> <li>9.3.1: Parity</li> <li>9.4: Uncached Accelerated Stores</li> <li>9.5: Cache Protocols</li> <li>9.5.1: Cache Organization</li> <li>9.5.2: Cacheability Attributes</li> <li>9.5.3: Replacement Policy</li> </ul>	240 240 <b>241</b> 241 241 242 243 243 243 243 243 243 244 244 244
<ul> <li>8.2.4: Coprocessor 0 State</li> <li>8.2.5: Multi-Threading Initialization</li> <li>Chapter 9: Caches of the 34K<sup>™</sup> Core</li> <li>9.1: Cache Configurations</li> <li>9.2: Instruction Cache</li> <li>9.2.1: Virtual Aliasing</li> <li>9.2.2: Precode bits</li> <li>9.2.3: Parity</li> <li>9.3: Data Cache</li> <li>9.3.1: Parity</li> <li>9.4: Uncached Accelerated Stores</li> <li>9.5: Cache Protocols</li> <li>9.5.1: Cache Organization</li> <li>9.5.2: Cacheability Attributes</li> <li>9.5.3: Replacement Policy</li> <li>9.5.4: Virtual Aliasing</li> </ul>	240 240 <b>241</b> 241 241 242 243 243 243 243 243 243 244 244 244
<ul> <li>8.2.4: Coprocessor 0 State</li></ul>	240 240 241 241 241 242 243 243 243 243 243 243 243 244 244
<ul> <li>8.2.4: Coprocessor 0 State</li></ul>	240 240 241 241 241 242 243 243 243 243 243 243 244 244 244
<ul> <li>8.2.4: Coprocessor 0 State</li></ul>	240 240 241 241 241 242 243 243 243 243 243 243 244 244 244
<ul> <li>8.2.4: Coprocessor 0 State</li> <li>8.2.5: Multi-Threading Initialization</li> <li>Chapter 9: Caches of the 34K<sup>™</sup> Core</li> <li>9.1: Cache Configurations</li> <li>9.2: Instruction Cache</li> <li>9.2.1: Virtual Aliasing</li> <li>9.2.2: Precode bits</li> <li>9.2.3: Parity</li> <li>9.3: Data Cache</li> <li>9.3.1: Parity</li> <li>9.4: Uncached Accelerated Stores</li> <li>9.5: Cache Protocols</li> <li>9.5.1: Cache Organization</li> <li>9.5.2: Cacheability Attributes</li> <li>9.5.3: Replacement Policy</li> <li>9.5.4: Virtual Aliasing</li> <li>9.6: CACHE Instruction</li> <li>9.7: Software Cache Testing</li> <li>9.7.2: I-Cache Data Array</li> </ul>	240 240 241 241 241 242 243 243 243 243 243 243 243 244 244
<ul> <li>8.2.4: Coprocessor 0 State</li> <li>8.2.5: Multi-Threading Initialization</li> <li>Chapter 9: Caches of the 34K<sup>™</sup> Core</li> <li>9.1: Cache Configurations</li> <li>9.2: Instruction Cache</li> <li>9.2.1: Virtual Aliasing</li> <li>9.2.2: Precode bits</li> <li>9.2.3: Parity</li> <li>9.3: Data Cache</li> <li>9.3.1: Parity</li> <li>9.4: Uncached Accelerated Stores</li> <li>9.5: Cache Protocols</li> <li>9.5.1: Cache Organization</li> <li>9.5.2: Cacheability Attributes</li> <li>9.5.3: Replacement Policy</li> <li>9.5.4: Virtual Aliasing</li> <li>9.7: Software Cache Testing</li> <li>9.7.1: I-Cache/D-cache Tag Arrays</li> <li>9.7.3: I-Cache WS Array</li> </ul>	240 240 241 241 241 242 243 243 243 243 243 243 243 244 244
<ul> <li>8.2.4: Coprocessor 0 State</li></ul>	240 240 241 241 241 242 243 243 243 243 243 243 244 244 244
<ul> <li>8.2.4: Coprocessor 0 State</li> <li>8.2.5: Multi-Threading Initialization</li> <li>Chapter 9: Caches of the 34K<sup>™</sup> Core</li> <li>9.1: Cache Configurations</li> <li>9.2: Instruction Cache</li> <li>9.2.1: Virtual Aliasing</li> <li>9.2.2: Precode bits</li> <li>9.2.3: Parity</li> <li>9.3: Data Cache</li> <li>9.3.1: Parity</li> <li>9.4: Uncached Accelerated Stores</li> <li>9.5: Cache Protocols</li> <li>9.5.1: Cache Organization</li> <li>9.5.2: Cacheability Attributes</li> <li>9.5.3: Replacement Policy</li> <li>9.5.4: Virtual Aliasing</li> <li>9.7: Software Cache Testing</li> <li>9.7.1: I-Cache/D-cache Tag Arrays</li> <li>9.7.3: I-Cache WS Array</li> </ul>	240 240 241 241 241 242 243 243 243 243 243 243 244 244 244

Chapter 10: Power Management in the 34K <sup>™</sup> Core	
10.1: Register-Controlled Power Management	
10.2: Instruction-Controlled Power Management	
10.3: Thread-Controlled Power Management	
Chapter 11: EJTAG Debug Support in the 34K™ Core	252
11.1: Debug Control Register	
11.2: Hardware Breakpoints	
11.2.1: Features of Instruction Breakpoint	
11.2.2: Features of Data Breakpoint	
11.2.3: Instruction Breakpoint Registers Overview	
11.2.4: Data Breakpoint Registers Overview	
11.2.5: Conditions for Matching Breakpoints	
11.2.5.1: Conditions for Matching Instruction Breakpoints	
11.2.5.2: Conditions for Matching Data Breakpoints	
11.2.6: Debug Exceptions from Breakpoints	
11.2.6.1: Debug Exception by Instruction Breakpoint	
11.2.6.2: Debug Exception by Data Breakpoint	
11.2.7: Breakpoint used as TriggerPoint	
11.2.8: Instruction Breakpoint Registers	
11.2.8.1: Instruction Breakpoint Status (IBS) Register	
11.2.8.2: Instruction Breakpoint Address n (IBAn) Register	
11.2.8.3: Instruction Breakpoint Address Mask n (IBMn) Register	
11.2.8.4: Instruction Breakpoint ASID n (IBASIDn) Register	
11.2.8.5: Instruction Breakpoint Control n (IBCn) Register	
11.2.9: Data Breakpoint Registers	
11.2.9.1: Data Breakpoint Status (DBS) Register	
11.2.9.2: Data Breakpoint Address n (DBAn) Register	
11.2.9.3: Data Breakpoint Address Mask n (DBMn) Register	
11.2.9.4: Data Breakpoint ASID n (DBASIDn) Register	
11.2.9.5: Data Breakpoint Control n (DBCn) Register	
11.2.9.6: Data Breakpoint Value n (DBVn) Register	
11.2.9.7: Data Breakpoint Value High n (ĎBVHn) Register	
11.3: Test Access Port (TAP)	
11.3.1: EJTAG Internal and External Interfaces	
11.3.2: Test Access Port Operation	
11.3.2.1: Test-Logic-Reset State	
11.3.2.2: Run-Test/Idle State	
11.3.2.3: Select_DR_Scan State	
11.3.2.4: Select_IR_Scan State	
11.3.2.5: Capture_DR State	
11.3.2.6: Shift_DR State	
11.3.2.7: Exit1 DR State	
11.3.2.8: Pause_DR State	
11.3.2.9: Exit2_DR State	
11.3.2.10: Update_DR State	
11.3.2.11: Capture_IR State	
11.3.2.12: Shift_IR State	
11.3.2.13: Exit1_IR State	
11.3.2.14: Pause_IR State	
11.3.2.15: Exit2_IR State	
11.3.2.16: Update_IR State	
11.3.3: Test Access Port (TAP) Instructions	

11.3.3.1: BYPASS Instruction	. 273
11.3.3.2: IDCODE Instruction	. 273
11.3.3.3: IMPCODE Instruction	. 273
11.3.3.4: ADDRESS Instruction	
11.3.3.5: DATA Instruction	
11.3.3.6: CONTROL Instruction	
11.3.3.7: ALL Instruction	
11.3.3.8: EJTAGBOOT Instruction	
11.3.3.9: NORMALBOOT Instruction	
11.3.3.10: FASTDATA Instruction	
11.3.3.11: TCBCONTROLA Instruction	
11.3.3.12: TCBCONTROLB Instruction	
11.3.3.13: TCBCONTROLD Instruction	
11.3.3.14: TCBDATA Instruction	
11.3.3.15: PCSAMPLE Instruction	
11.4: EJTAG TAP Registers	
11.4.1: Instruction Register	
11.4.2: Data Registers Overview	
11.4.2.1: Bypass Register	
11.4.2.2: Device Identification (ID) Register	
11.4.2.3: Implementation Register	. 277
11.4.2.4: EJTAG Control Register	. 278
11.4.3: Processor Access Address Register	. 282
11.4.3.1: Processor Access Data Register	. 282
11.4.4: Fastdata Register (TAP Instruction FASTDATA)	
11.5: TAP Processor Accesses	
11.5.1: Fetch/Load and Store From/To the EJTAG Probe Through dmseg	
11.6: PC Sampling	
11.6.1: PC Sampling in Wait State	
11.7: MIPS® Trace	
11.7.1: Processor Modes	
11.7.2: Software Versus Hardware Control.	
11.7.3: Trace Information	
11.7.4: Load/Store Address and Data Trace Information	
11.7.5: Programmable Processor Trace Mode Options	
11.7.6: Programmable Trace Information Options	
11.7.6.1: User Data Trace	
11.7.7: Enable Trace to Probe On-chip Memory	
11.7.8: TCB Trigger	. 290
11.7.9: Cycle-by-Cycle Information	. 290
11.7.10: Trace Message Format	
11.7.11: Trace Word Format	. 291
11.8: PDtrace™ Registers (Software Control)	
11.9: Trace Control Block (TCB) Registers (Hardware Control)	. 291
11.9.1: TCBCONTROLA Register	. 292
11.9.2: TCBCONTROLB Register	. 294
11.9.3: TCBDATA Register	
11.9.4: TCBCONTROLC Register	
11.9.5: TCBCONFIG Register (Reg 0)	
11.9.6: TCBTW Register (Reg 4)	
11.9.7: TCBRDP Register (Reg 5)	
11.9.8: TCBWRP Register (Reg 6)	
11.9.9: TCBSTP Register (Reg 7)	

11.9.10: TCBTRIGx Register (Reg 16-23)	
11.9.11: Register Reset State	
11.10: Enabling MIPS Trace	
11.10.1: Trace Trigger from EJTAG Hardware Instruction/Data Breakpoints	
11.10.2: Turning On PDtrace™ Trace	
11.10.3: Turning Off PDtrace™ Trace	
11.10.4: TCB Trace Enabling	
11.10.5: Tracing a Reset Exception	
11.11: TCB Trigger Logic	
11.11.1: Trigger Units Overview.	
11.11.2: Trigger Source Unit	
11.11.3: Trigger Control Units	
11.11.4: Trigger Action Unit	
11.11.5: Simultaneous Triggers	
11.11.5.1: Prioritized Trigger Actions	
11.11.5.2: OR'ed Trigger Actions	
11.12: MIPS Trace Cycle-by-Cycle Behavior	
11.12.1: FIFO Logic in PDtrace and TCB Modules	
11.12.2: Handling of FIFO Overflow in the PDtrace Module	
11.12.3: Handling of FIFO Overflow in the TCB	
11.12.3.1: Probe Width and Clock-ratio Settings	
11.12.4: Adding Cycle Accurate Information to the Trace	
11.13: TCB On-Chip Trace Memory	
11.13.1: On-Chip Trace Memory Size	
	211
11.13.2: Trace-From Mode	
11.13.2: Trace-From Mode 11.13.3: Trace-To Mode	
11.13.2: Trace-From Mode         11.13.3: Trace-To Mode         Chapter 12: Inter-Thread Communication Unit of the 34K™ Core	
<ul> <li>11.13.2: Trace-From Mode</li></ul>	314 317 317 317 317 318 318 318 319
<ul> <li>11.13.2: Trace-From Mode</li></ul>	314 317 317 317 317 318 318 319 319 319
<ul> <li>11.13.2: Trace-From Mode</li></ul>	314 317 317 317 317 318 318 318 319 319 319 319
<ul> <li>11.13.2: Trace-From Mode</li></ul>	314 317 317 317 317 318 318 318 319 319 319 319
<ul> <li>11.13.2: Trace-From Mode</li></ul>	314 317 317 317 317 318 318 318 319 319 319 319 319 319
<ul> <li>11.13.2: Trace-From Mode</li></ul>	314 317 317 317 318 318 319 319 319 319 319 319 319 319
<ul> <li>11.13.2: Trace-From Mode</li></ul>	314 317 317 317 318 318 319 319 319 319 319 319 319 320
<ul> <li>11.13.2: Trace-From Mode</li></ul>	314 317 317 317 317 318 318 319 319 319 319 319 319 320 320
<ul> <li>11.13.2: Trace-From Mode</li></ul>	314 317 317 317 317 318 318 319 319 319 319 319 319 320 320
<ul> <li>11.13.2: Trace-From Mode</li></ul>	314 317 317 317 318 318 319 319 319 319 319 319 320 320 320 320
<ul> <li>11.13.2: Trace-From Mode</li> <li>Chapter 12: Inter-Thread Communication Unit of the 34K<sup>™</sup> Core</li> <li>12.1: Features Overview</li> <li>12.2: ITC Storage</li> <li>12.3: ITC Views</li> <li>12.3.1: Bypass View</li> <li>12.3.2: Control View</li> <li>12.3.3: Empty/Full Synchronized View</li> <li>12.3.4: Empty/Full Try View</li> <li>12.3.5: P/V Synchronized View</li> <li>12.3.7: Reserved Views</li> <li>12.4: ITC Address Space</li> </ul>	314 317 317 317 318 318 318 319 319 319 319 319 319 320 320 320 323
<ul> <li>11.13.2: Trace-From Mode</li></ul>	314 317 317 317 318 318 319 319 319 319 319 319 320 320 320 323 323 324
11.13.2: Trace-From Mode         11.13.3: Trace-To Mode         Chapter 12: Inter-Thread Communication Unit of the 34K™ Core         12.1: Features Overview         12.2: ITC Storage         12.3: ITC Views         12.3: ITC Views         12.3: Empty/Full Synchronized View         12.3.5: P/V Synchronized View         12.3.6: P/V Try View         12.3.7: Reserved Views         12.3.7: Reserved Views         12.4: ITC Address Space         Chapter 13: Policy Manager in the 34K™ Core         13.1: Thread Scheduling Unit         13.2: Policy Managers	314 317 317 317 318 318 319 319 319 319 319 319 320 320 320 320 323 324 324
<ul> <li>11.13.2: Trace-From Mode</li></ul>	314 317 317 317 317 318 318 319 319 319 319 319 319 319 320 320 320 320 321 323 324 324 324
<ul> <li>11.13.2: Trace-From Mode</li></ul>	314 317 317 317 318 318 318 319 319 319 319 319 319 320 320 320 320 320 320 320 320
11.13.2: Trace-From Mode         11.13.3: Trace-To Mode         Chapter 12: Inter-Thread Communication Unit of the 34K™ Core         12.1: Features Overview         12.2: ITC Storage         12.3: ITC Views         12.3: ITC Views         12.3.1: Bypass View         12.3.2: Control View         12.3.3: Empty/Full Synchronized View         12.3.4: Empty/Full Try View         12.3.5: P/V Synchronized View         12.3.7: Reserved Views         12.3.7: Reserved Views         12.3.7: Reserved Views         12.4: ITC Address Space         Chapter 13: Policy Manager in the 34K™ Core         13.1: Thread Scheduling Unit         13.2: Policy Managers         13.2.1: Basic Round-Robin Policy Manager         13.2.2: Weighted Round-Robin Policy Manager         13.2.2.1: TCSchedule Register         13.2.2.2: TCScheFBack Register	314 317 317 317 318 318 318 319 319 319 319 319 319 320 320 320 320 320 320 321 322 323 324 324 324 324 324 324
11.13.2: Trace-From Mode         11.13.3: Trace-To Mode         Chapter 12: Inter-Thread Communication Unit of the 34K <sup>™</sup> Core         12.1: Features Overview         12.2: ITC Storage         12.3: ITC Views         12.3: ITC Views         12.3: Empty/Full Synchronized View         12.3: Empty/Full Synchronized View         12.3: FPV Synchronized View         12.3: FPV Synchronized View         12.3: P/V Synchronized View         12.3: TC Address Space         Chapter 13: Policy Manager in the 34K <sup>™</sup> Core         13.1: Thread Scheduling Unit         13.2: Policy Managers         13.2: Weighted Round-Robin Policy Manager         13.2.2: Weighted Round-Robin Policy Manager         13.2.2: TCSchedule Register         13.2.2: TCSchedule Register         13.2.2: VPESchedule Register	314 317 317 317 317 318 318 319 319 319 319 319 319 320 320 320 320 320 321 323 324 324 324 324 324 324 325 325
11.13.2: Trace-From Mode         11.13.3: Trace-To Mode         Chapter 12: Inter-Thread Communication Unit of the 34K™ Core         12.1: Features Overview         12.2: ITC Storage         12.3: ITC Views         12.3: ITC Views         12.3.1: Bypass View         12.3.2: Control View         12.3.3: Empty/Full Synchronized View         12.3.4: Empty/Full Try View         12.3.5: P/V Synchronized View         12.3.7: Reserved Views         12.3.7: Reserved Views         12.3.7: Reserved Views         12.4: ITC Address Space         Chapter 13: Policy Manager in the 34K™ Core         13.1: Thread Scheduling Unit         13.2: Policy Managers         13.2.1: Basic Round-Robin Policy Manager         13.2.2: Weighted Round-Robin Policy Manager         13.2.2.1: TCSchedule Register         13.2.2.2: TCScheFBack Register	314 317 317 317 317 318 318 319 319 319 319 319 319 320 320 320 320 320 321 323 324 324 324 324 324 324 325 325
11.13.2: Trace-From Mode         11.13.3: Trace-To Mode         Chapter 12: Inter-Thread Communication Unit of the 34K <sup>™</sup> Core         12.1: Features Overview         12.2: ITC Storage         12.3: ITC Views         12.3: ITC Views         12.3: Empty/Full Synchronized View         12.3: Empty/Full Synchronized View         12.3: P/V Synchronized View         12.3: P/V Synchronized View         12.3: Reserved Views         12.3: TC Address Space         Chapter 13: Policy Manager in the 34K <sup>™</sup> Core         13.1: Thread Scheduling Unit         13.2: Policy Managers         13.2.1: Basic Round-Robin Policy Manager         13.2.2: Weighted Round-Robin Policy Manager         13.2.2: TCSchedule Register         13.2.2: TCSchedule Register         13.2.2.4: Group Rotation Schedule	314 317 317 317 317 318 318 319 319 319 319 319 319 320 320 320 320 320 321 322 323 324 324 324 324 324 325 325 325 326
11.13.2: Trace-From Mode         11.13.3: Trace-To Mode         Chapter 12: Inter-Thread Communication Unit of the 34K <sup>™</sup> Core         12.1: Features Overview         12.2: ITC Storage         12.3: ITC Views         12.3: ITC Views         12.3: Empty/Full Synchronized View         12.3: Empty/Full Synchronized View         12.3: FPV Synchronized View         12.3: FPV Synchronized View         12.3: TC Address Space         Chapter 13: Policy Manager in the 34K <sup>™</sup> Core         13.1: Thread Scheduling Unit         13.2: Policy Managers         13.2: Policy Managers         13.2: Weighted Round-Robin Policy Manager         13.2: TCSchedule Register         13.2: TCSchedule Register         13.2: VPESchedule Register	314 317 317 317 317 318 318 319 319 319 319 319 319 320 320 320 320 320 320 320 320

Appendix A: Revision History	375
16.2: Instruction Listing	
16.1: Instruction Bit Encoding	
Chapter 16: MIPS16e <sup>™</sup> Application-Specific Extension to the MIPS32® Instruction Set	
WAIT	
WAIT	
TLBWI	
TLBR	
TLBR	
SC	
PREFSC	
CACHE	
15.4: MIPS32® Instruction Set for the 34K <sup>™</sup> Core	
15.3: Floating Point Unit Instruction Format Encodings	
15.2: 34K™ Opcode Map	
15.1: Understanding the Instruction Descriptions	
Chapter 15: 34K <sup>™</sup> Processor Core Instructions	
14.6: Coprocessor Instructions	333
14.5: Control Instructions.	
14.4.2: Overview of Branch Instructions	
14.4.1: Overview of Jump Instructions	
14.4: Jump and Branch Instructions	
14.3.1: Cycle Timing for Multiply and Divide Instructions	
14.3: Computational Instructions	
14.2.2: Defining Access Types	
14.2.1: Scheduling a Load Delay Slot	
14.2: Load and Store Instructions	

## **List of Figures**

Figure 1.1: 34K <sup>™</sup> Processor Core Block Diagram	28
Figure 1.2: Address Translation During a Cache Access	
Figure 2.1: 34K <sup>™</sup> Core Pipeline Stages	36
Figure 2.2: IFU Block Diagram	40
Figure 2.3: Timing of 32-bit Mode Sequential Fetches	41
Figure 2.4: Timing of 32-bit Mode Branch Taken Path	41
Figure 2.5: Fetch Timing of 32-bit Mode Branch Mispredict	42
Figure 2.6: Execution Timing of 32-bit Mode Branch Mispredict	42
Figure 2.7: Timing of an ITLB Miss	44
Figure 2.8: Timing of a Cache Miss	
Figure 2.9: LSU Pipeline	
Figure 2.10: DTLB Miss Timing	
Figure 2.11: Cache Miss Timing	
Figure 2.12: Multiply Pipeline	
Figure 2.13: Multiply With Dependency From ALU	
Figure 2.14: Multiply With Dependency From Load Hit	
Figure 2.15: Multiply With Dependency From Load Miss	
Figure 2.16: MUL Bypassing Result to Integer Instructions	
Figure 2.17: MDU Pipeline Flow During a 8-bit Divide (DIV) Operation	
Figure 2.18: MDU Pipeline Flow During a 16-bit Divide (DIV) Operation	
Figure 2.19: MDU Pipeline Flow During a 24-bit Divide (DIV) Operation	
Figure 2.20: MDU Pipeline Flow During a 32-bit Divide (DIV) Operation	
Figure 2.21: Load Data Bypass	
Figure 2.22: ALU Data Bypass	
Figure 3.1: FPU Block Diagram	
Figure 3.2: Single-Precision Floating-Point Format (S)	
Figure 3.3: Double-Precision Floating-Point Format (D)	
Figure 3.4: Word Fixed-Point Format (W)	
Figure 3.5: Longword Fixed-Point Format (L)	
Figure 3.6: Single Floating-Point or Word Fixed-Point Operand in an FPR	
Figure 3.7: Double Floating-Point or Longword Fixed-Point Operand in an FPR	
Figure 3.8: Effect of FPU Operations on the Format of Values Held in FPRs	68
Figure 3.9: FPU Word Load and Move-to Operations	
Figure 3.10: FPU Doubleword Load and Move-to Operations	
Figure 3.11: FIR Format	
Figure 3.12: FCCR Format	
Figure 3.13: FEXR Format	
Figure 3.14: FENR Format	
Figure 3.15: FCSR Format	
Figure 3.16: FS/FO/FN Bits Influence on Multiply and Addition Results	
Figure 3.17: Flushing to Nearest when Rounding Mode is Round to Nearest	
Figure 3.18: FPU Pipeline	
Figure 3.19: Arithmetic Pipeline Bypass Paths	
Figure 4.1: MIPS32® DSP ASE Control Register (DSPControl) Format	
Figure 5.1: Address Translation During a Cache Access with TLB MMU	
Figure 5.2: Address Translation During a Cache Access with FM MMU	
Figure 5.3: 34K <sup>™</sup> Processor Core Virtual Memory Map	

Figure 5.4: User Mode Virtual Address Space	. 101
Figure 5.5: Supervisor Mode Virtual Address Space	. 103
Figure 5.6: Kernel Mode Virtual Address Space	. 105
Figure 5.7: Debug Mode Virtual Address Space	. 107
Figure 5.8: JTLB Entry (Tag and Data)	. 109
Figure 5.9: Overview of a Virtual-to-Physical Address Translation	. 113
Figure 5.10: 32-bit Virtual Address Translation	. 114
Figure 5.11: TLB Address Translation Flow in the 34K <sup>™</sup> Processor Core	
Figure 5.12: FM Memory Map (ERL=0) in the 34K <sup>™</sup> Processor Core	. 119
Figure 5.13: FM Memory Map (ERL=1) in the 34K™ Processor Core	
Figure 6.1: Interrupt Generation for Vectored Interrupt Mode	. 128
Figure 6.2: Interrupt Generation for External Interrupt Controller Interrupt Mode	. 130
Figure 6.3: General Exception Handler (HW)	
Figure 6.4: General Exception Servicing Guidelines (SW)	
Figure 6.5: TLB Miss Exception Handler (HW)	. 156
Figure 6.6: TLB Exception Servicing Guidelines (SW)	
Figure 6.7: Reset and NMI Exception Handling and Servicing Guidelines	
Figure 7.1: Index Register Format	
Figure 7.2: MVPControl Register Format	
Figure 7.3: MVPConf0 Register Format	
Figure 7.4: MVPConf1 Register Format	
Figure 7.5: Random Register Format	
Figure 7.6: VPEControl Register Format	
Figure 7.7: VPEConf0 Register Format	
Figure 7.8: VPEConf1 Register Format	
Figure 7.9: YQMask Register Format	
Figure 7.10: VPEOpt Register Format	
Figure 7.11: EntryLo0, EntryLo1 Register Format	
Figure 7.12: TCStatus Register Format	
Figure 7.13: TCBind Register Format	
Figure 7.14: Context Register Format	
Figure 7.15: PageMask Register Format	
Figure 7.16: Wired and Random Entries in the TLB	
Figure 7.17: Wired Register Format	
Figure 7.18: SRSConf0 Register Format	
Figure 7.19: HWREna Register Format	
Figure 7.20: BadVAddr Register Format	
Figure 7.21: Count Register Format	
Figure 7.22: EntryHi Register Format	
Figure 7.23: Compare Register Format	
Figure 7.24: Status Register Format	
Figure 7.25: IntCtl Register Format	
Figure 7.26: SRSCtl Register Format	
Figure 7.27: SRSMap Register Format	
Figure 7.28: Cause Register Format	
Figure 7.29: EPC Register Format	
Figure 7.30: PRId Register Format	
Figure 7.31: EBase Register Format	
Figure 7.32: Config Register Format — Select 0	
Figure 7.33: Config1 Register Format	
Figure 7.34: Config2 Register Format	
Figure 7.35: Config3 Register Format	
Figure 7.36: Config7 Register Format	
· · · · · · · · · · · · · · · · · · ·	

Figure 7.97. LL Addr Desister Formet	202
Figure 7.37: LLAddr Register Format	
Figure 7.38: WatchLo Register Format	
Figure 7.39: WatchHi Register Format	
Figure 7.40: Debug Register Format	
Figure 7.41: TraceControl Register Format	
Figure 7.42: TraceControl2 Register Format	
Figure 7.43: User Trace Data Register Format	
Figure 7.44: TraceIBPC Register Format	
Figure 7.45: TraceDBPC Register Format	
Figure 7.46: DEPC Register Format	
Figure 7.47: Performance Counter Control Register	
Figure 7.48: Performance Counter Count Register	224
Figure 7.49: ErrCtl Register	
Figure 7.50: CacheErr Register (Primary Caches)	227
Figure 7.51: CacheErr Register (Secondary Cache)	229
Figure 7.52: TagLo Register Format (ErrCtl <sub>WST</sub> =0, ErrCtl <sub>SPR</sub> =0)	
Figure 7.53: TagLo Register Format (ErrCtl <sub>WST</sub> =1, ErrCtl <sub>SPR</sub> =0)	
Figure 7.54: TagLo Register Format (ErrCtl <sub>WST</sub> =0, ErrCtl <sub>SPR</sub> =1)	
Figure 7.55: DataLo Register Format	
Figure 7.56: DataHi Register Format	
Figure 7.57: ErrorEPC Register Format	
Figure 7.58: DeSave Register Format	
Figure 9.1: Instruction Cache Organization	
Figure 9.2: Data Cache Organization	
Figure 11.1: Debug Control Register	
Figure 11.2: IBS Register Format	
Figure 11.3: IBAn Register Format	
Figure 11.4: IBMn Register Format	
Figure 11.5: IBASIDn Register Format	
Figure 11.6: IBCn Register Format	
Figure 11.7: DBS Register Format	
Figure 11.8: DBAn Register Format	
Figure 11.9: DBMn Register Format	
Figure 11.10: DBASIDn Register Format	
Figure 11.11: DBCn Register Format	
Figure 11.12: DBVn Register Format	
Figure 11.13: DBVHn Register Format	
Figure 11.14: TAP Controller State Diagram	
Figure 11.15: Concatenation of the EJTAG Address, Data and Control Registers	
Figure 11.16: TDI to TDO Path When in Shift-DR State and FASTDATA Instruction is Selected	
Figure 11.17: Device Identification Register Format	
Figure 11.18: Implementation Register Format	277
Figure 11.19: EJTAG Control Register Format	278
Figure 11.20: Endian Formats for the PAD Register	
Figure 11.21: Fastdata Register Format	283
Figure 11.22: TAP Register PCsample Format	
Figure 11.23: MIPS® Trace Modules in the 34K™ Core	
Figure 11.24: TCBCONTROLA Register Format	
Figure 11.25: TCBCONTROLB Register Format	
Figure 11.26: TCBDATA Register Format	
Figure 11.27: TCBCONTROLC Register Format	
Figure 11.28: TCBCONFIG Register Format	
Figure 11.29: TCBTW Register Format	

Figure 11.30: TCBRDP Register Format	302
Figure 11.31: TCBWRP Register Format	
Figure 11.32: TCBSTP Register Format	
Figure 11.33: TCBTRIGx Register Format	
Figure 11.34: TCB Trigger Processing Overview	310
Figure 13.1: TSU Block Diagram	323
Figure 13.2: TCSchedule Register (CP0 Register2, Select 6)	324
Figure 13.3: TCScheFBack Register (CP0 Register2, Select 7)	325
Figure 13.4: VPESchedule Register (CP0 Register1, Select 5)	325
Figure 14.1: Instruction Formats	330
Figure 15.1: Usage of Address Fields to Select Index and Way	351

## **List of Tables**

Table 2.1: Recode bandwidth	
Table 2.2: MDU Instruction Delays	49
Table 2.3: Multiply Instruction (updating HI/LO) Repeat Rates	49
Table 2.4: MUL Repeat Rates	50
Table 2.5: Pipeline Interlocks	54
Table 2.6: Instruction Interlocks	55
Table 2.7: Execution Hazards	56
Table 2.8: Instruction Hazards	58
Table 2.9: Hazard Instruction Listing	58
Table 3.1: Parameters of Floating-Point Data Types	63
Table 3.2: Value of Single or Double Floating-Point Data Type Encoding	
Table 3.3: Value Supplied When a New Quiet NaN is Created	66
Table 3.4: Coprocessor 1 Register Summary	70
Table 3.5: Read/Write Properties	70
Table 3.6: FIR Bit Field Descriptions	71
Table 3.7: FCCR Bit Field Descriptions	
Table 3.8: FEXR Bit Field Descriptions	
Table 3.9: FENR Bit Field Descriptions	
Table 3.10: FCSR Bit Field Descriptions	
Table 3.11: Cause, Enables, and Flags Definitions	76
Table 3.12: Rounding Mode Definitions	
Table 3.13: Zero Flushing for Tiny Results	
Table 3.14: Handling of Denormalized Operand Values and Tiny Results Based on FS Bit Setting	
Table 3.15: Handling of Tiny Intermediate Result Based on the FO and FS Bit Settings	
Table 3.16: Handling of Tiny Final Result Based on FN and FS Bit Settings	
Table 3.17: Recommended FS/FO/FN Settings	
Table 3.18: FPU Data Transfer Instructions	
Table 3.19: FPU Loads and Stores Using Register+Offset Address Mode	
Table 3.20: FPU Move To and From Instructions	
Table 3.21: FPU IEEE Arithmetic Operations	
Table 3.22: FPU-Approximate Arithmetic Operations	
Table 3.23: FPU Multiply-Accumulate Arithmetic Operations	
Table 3.24: FPU Conversion Operations Using the FCSR Rounding Mode	
Table 3.25: FPU Conversion Operations Using a Directed Rounding Mode	
Table 3.26: FPU Formatted Operand Move Instruction	
Table 3.27: FPU Conditional Move on True/False Instructions.	
Table 3.28: FPU Conditional Move on Zero/Non-Zero Instructions	
Table 3.29: FPU Conditional Branch Instructions	
Table 3.30: Deprecated FPU Conditional Branch Likely Instructions	
Table 3.31: CPU Conditional Move on FPU True/False Instructions	
Table 3.32: Result for Exceptions Not Trapped	
Table 3.33: 34Kf Core FPU Latency and Repeat Rate         Table 4.1: MIPS® DSP ASE Control Register (DSPControl) Field Descriptions	
Table 4.1. MIPS@DSP ASE Control Register (DSPControl) Field Descriptions	
Table 5.1: User Mode Segments	
Table 5.1: Oser Mode Segments	
Table 5.2. Supervisor Mode Segments	
Table 6.6. Norther Mode Obymente	100

Table 5.4: Physical Address and Cache Attributes for dseg, dmseg, and drseg Address Spaces	
Table 5.5: CPU Access to drseg Address Range	108
Table 5.6: CPU Access to dmseg Address Range	108
Table 5.7: TLB Tag Entry Fields	
Table 5.8: TLB Data Entry Fields	
Table 5.9: TLB Instructions	
Table 5.10: Cache Coherency Attributes	
Table 5.11: Cacheability of Segments with Fixed Mapping Translation	118
Table 6.1: Priority of Exceptions	
Table 6.2: Interrupt Modes	
Table 6.3: Relative Interrupt Priority for Vectored Interrupt Mode	
Table 6.4: Exception Vector Offsets for Vectored Interrupts	
Table 6.5: Exception Vector Base Addresses when SI_UseExceptionBase equals 0	
Table 6.6: Exception Vector Base Addresses when SI_UseExceptionBase equals 1	135
Table 6.7: Exception Vector Offsets	135
Table 6.8: Exception Vectors	135
Table 6.9: Value Stored in EPC, ErrorEPC, or DEPC on an Exception	137
Table 6.10: Debug Exception Vector Addresses	139
Table 6.11: Register States an Interrupt Exception	
Table 6.12: Register States on a Watch Exception	
Table 6.13: CP0 Register States on an Address Exception Error	
Table 6.14: CP0 Register States on a TLB Refill Exception	
Table 6.15: CP0 Register States on a TLB Invalid Exception	
Table 6.16: CP0 Register States on a Cache Error Exception	
Table 6.17: Register States on a Coprocessor Unusable Exception	
Table 6.18: Register States on a Floating Point Exception	
Table 6.19: Thread exception codes in VPEControl[EXCPT]	
Table 6.20: Register States on a TLB Modified Exception	152
Table 7.1: CP0 Registers	
Table 7.2: CP0 Register Field Types	
Table 7.4: MVPControl Register Field Descriptions	
Table 7.3: Index Register Field Descriptions	
Table 7.6: MVPConf1 Register Field Descriptions	
Table 7.5: MVPConf0 Register Field Descriptions	
Table 7.7: Random Register Field Descriptions	
Table 7.8: VPEControl Register Field Descriptions	
Table 7.9: VPEConf0 Register Field Descriptions	
Table 7.10: VPEConf1 Register Field Descriptions	
Table 7.12: VPEOpt Register Field Descriptions	
Table 7.11: YQMask Register Field Descriptions	
Table 7.13: EntryLo0, EntryLo1 Register Field Descriptions	
Table 7.14: Cache Coherency Attributes	
Table 7.15: TCStatus Register Field Descriptions	
Table 7.16: TCBind Register Field Descriptions	
Table 7.17: Context Register Field Descriptions	
Table 7.18: PageMask Register Field Descriptions	
Table 7.19: Values for the Mask Field of the PageMask Register	
Table 7.20: Wired Register Field Descriptions	
Table 7.21: HWREna Register Field Descriptions	
Table 7.22: HWREna Register Field Descriptions	
Table 7.23: BadVAddr Register Field Description.	
Table 7.24: Count Register Field Description	
Table 7.25: EntryHi Register Field Descriptions	

Table 7.26: Compare Register Field Description	179
Table 7.27: Status Register Field Descriptions	
Table 7.28: IntCtl Register Field Descriptions	
Table 7.29: SRSCtl Register Field Descriptions	
Table 7.30: Sources for new SRSCtl <sub>CSS</sub> on an Exception or Interrupt	
Table 7.31: SRSMap Register Field Descriptions	
Table 7.32: Cause Register Field Descriptions	
Table 7.33: Cause Register ExcCode Field	
Table 7.35: PRId Register Field Descriptions	
Table 7.34: EPC Register Field Description	
Table 7.36: EBase Register Field Descriptions.	
Table 7.37: Config Register Field Descriptions	
Table 7.38: Cache Coherency Attributes	
Table 7.39: Config1 Register Field Descriptions	
Table 7.39: Config2 Register Field Descriptions	
Table 7.40: Config2 Register Field Descriptions	
Table 7.42: Config7 Register Field Descriptions	
Table 7.42. Comig/ Register Field Descriptions	
Table 7.45. ELAdd Register Field Descriptions	
Table 7.44. Watchie Register Field Descriptions	
Table 7.45: Watch in Register Field Descriptions	
Table 7.47: TraceControl Register Field Descriptions         Table 7.48: TraceControl2 Register Field Descriptions	
Table 7.49: UserTraceData Register Field Descriptions	
Table 7.50: TraceIBPC Register Field Descriptions.	
Table 7.51: TraceDBPC Register Field Descriptions         Table 7.52: BreakPoint Control Modes: IBPC and DBP	
Table 7.53: DEPC Register Formats	
Table 7.54: Performance Counter Register Selects	
Table 7.55: Performance Counter Control Register Field Descriptions	
Table 7.56: Performance Counter Count Register Field Descriptions	
Table 7.57: Event Descriptions         Table 7.58: Performance Counter Count Register Field Descriptions	
Table 7.59: ErrCtl Register Field Descriptions         Table 7.60: CacheErr Register Field Descriptions (Primary Caches)	
Table 7.60: CacheErr Register Field Descriptions (Finnary Caches)	
Table 7.62: TagLo Register Field Descriptions	
Table 7.63: DataLo Register Field Description	
Table 7.64: DataHi Register Field Description	
Table 7.65: ErrorEPC Register Field Description	
Table 7.66: DeSave Register Field Description         Table 9.1: Instruction Cache Attributes	
Table 9.2: Data Cache Attributes	
Table 9.2: Data Cache Attributes	
Table 9.4: Way Selection Encoding, 4 Ways	
Table 9.4. Way Selection Encoding, 4 Ways	
Table 11.1: Debug Control Register Field Descriptions	
Table 11.2: Overview of Registers for Each Instruction Breakpoints	
Table 11.4: Overview of Status Register for Data Breakpoints	
Table 11.4. Overview of Status Register for Data Breakpoints	
Table 11.5: Overview of Registers for Each Data Breakpoint	
Table 11.0. Rules for Opdate of BS bits on Data Bleakpoint Exceptions	
Table 11.7. Addresses for instruction breakpoint Registers	
רמטוס דדיס. וטחודו ועשוטנפר דופוע שפטטוףנוטווט	

Table 11.9, IPC Descriptions	262
Table 11.8: IBS Register Field Descriptions	
Table 11.10: IBMn Register Field Descriptions         Table 11.11: IBASIDn Register Field Descriptions	
Table 11.13: Addresses for Data Breakpoint Registers	
Table 11.12: IBCn Register Field Descriptions	
Table 11.12: IBCI Register Field Descriptions	
Table 11.14. DBS Register Field Descriptions	
Table 11.16: DBMn Register Field Descriptions	
Table 11.17: DBASIDn Register Field Descriptions	
Table 11.17: DBASIDI Register Field Descriptions	
Table 11.19: DBVn Register Field Descriptions	
Table 11.19: DBVH Register Field Descriptions	
Table 11.21: EJTAG Interface Pins	
Table 11.22: Implemented EJTAG Instructions	
Table 11.22: Implementation Register Descriptions	
Table 11.23: Device Identification Register	
Table 11.25: EJTAG Control Register Descriptions	
Table 11.26: Fastdata Register Field Description	
Table 11.27: Operation of the FASTDATA access	
Table 11.28: A List of Coprocessor 0 Trace Registers	
Table 11.29: TCB EJTAG Registers	
Table 11.23: TCBCONTROLA Register Field Descriptions	
Table 11.30: Registers Selected by <i>TCBCONTROLB</i> <sub>REG</sub>	
Table 11.32: TCBCONTROLB Register Field Descriptions	
Table 11.33: Clock Ratio encoding of the CR field	
Table 11.35: TCBCONTROLC Register Field Descriptions	
Table 11.34: TCBDATA Register Field Descriptions	
Table 11.36: TCBCONFIG Register Field Descriptions	
Table 11.37: TCBTW Register Field Descriptions	
Table 11.38: TCBRDP Register Field Descriptions	
Table 11.39: <i>TCBWRP</i> Register Field Descriptions	
Table 11.40: TCBSTP Register Field Descriptions	
Table 11.41: TCBTRIGx Register Field Descriptions	
Table 12.1: ITC Storage Cell Tag Format	
Table 12.2: ITC View Addresses	
Table 12.3: ITC AddressMap0 Register Format	
Table 12.4: ITCAddressMap1 Register Format	
Table 12.5: AddressMap0 Register Field Descriptions	
Table 12.6: AddressMap1 Register Field Descriptions	
Table 13.2: TCScheFBack Register Field Descriptions	
Table 13.1: TCSchedule Register Field Descriptions	
Table 13.4: Rotation of Group Priority Levels	
Table 13.3: VPESchedule Register Field Descriptions	
Table 13.5: Priority Level Rotation (3TCs in group1, 1 TC in group0)	
Table 14.1: Byte Access Within a Doubleword	
Table 15.1: Symbols Used in the Instruction Encoding Tables	
Table 15.2: MIPS32 Encoding of the Opcode Field	
Table 15.3: MIPS32 SPECIAL Opcode Encoding of Function Field	
Table 15.4: MIPS32 REGIMM Encoding of rt Field	
Table 15.5: MIPS32 SPECIAL2 Encoding of Function Field	
Table 15.6: MIPS32 Special3 Encoding of Function Field for Release 2 of the Architecture	
Table 15.7: MIPS32 MOVCI Encoding of tf Bit	
Table 15.8: MIPS32 SRL Encoding of Shift/Rotate	
-	

Table 15.9: MIPS32 SRLV Encoding of Shift/Rotate	337
Table 15.10: MIPS32 BSHFLEncoding of sa Field	
Table 15.11: MIPS32 COP0 Encoding of rs Field	
Table 15.12: MIPS32COP0 Encoding of Function Field When rs=CO	
Table 15.13: MIPS32 COP1 Encoding of rs Field	338
Table 15.14: MIPS32 COP1 Encoding of Function Field When rs=S	
Table 15.15: MIPS32 COP1 Encoding of Function Field When rs=D	
Table 15.16: MIPS32 COP1 Encoding of Function Field When rs=W or L	
Table 15.17: MIPS32 COP1 Encoding of tf Bit When rs=S or D, Function=MOVCF	
Table 15.18: MIPS64 COP1X Encoding of Function Field.	
Table 15.19: MIPS32 COP2 Encoding of rs Field	
Table 15.20: Floating Point Unit Instruction Format Encodings	340
Table 15.21: 34K™ Core Instruction Set	341
Table 15.22: Usage of Effective Address	351
Table 15.23: Encoding of Bits[17:16] of CACHE Instruction	352
Table 15.24: Encoding of Bits [20:18] of the CACHE Instruction, ErrCtl[WST,SPR] Cleared	
Table 15-1: Encoding of Bits [20:18] of the CACHE Instruction, ErrCtl[WST] Set. ErrCtl[SPR] Cleared	355
Table 15.25: Encoding of Bits [20:18] of the CACHE Instruction, ErrCtl[SPR] Set, ErrCtl[WST] Cleared	
Table 15.26: Values of hint Field for PREF Instruction	358
Table 16.1: Symbols Used in the Instruction Encoding Tables	369
Table 16.2: MIPS16e Encoding of the Opcode Field	370
Table 16.3: MIPS16e JAL(X) Encoding of the x Field	370
Table 16.4: MIPS16e SHIFT Encoding of the f Field	370
Table 16.5: MIPS16e RRI-A Encoding of the f Field	370
Table 16.6: MIPS16e I8 Encoding of the funct Field	
Table 16.7: MIPS16e RRR Encoding of the f Field	371
Table 16.8: MIPS16e RR Encoding of the Funct Field	
Table 16.9: MIPS16e I8 Encoding of the s Field when funct=SVRS	
Table 16.10: MIPS16e RR Encoding of the ry Field when funct=J(AL)R(C)	
Table 16.11: MIPS16e RR Encoding of the ry Field when funct=CNVT	371
Table 16.12: MIPS16e Load and Store Instructions	
Table 16.13: MIPS16e Save and Restore Instructions	
Table 16.14: MIPS16e ALU Immediate Instructions	
Table 16.15: MIPS16e Arithmetic Two or Three Operand Register Instructions	
Table 16.16: MIPS16e Special Instructions	
Table 16.17: MIPS16e Multiply and Divide Instructions	
Table 16.18: MIPS16e Jump and Branch Instructions	
Table 16.19: MIPS16e Shift Instructions	374

## Introduction to the MIPS32® 34K<sup>™</sup> Processor Core Family

The 34K<sup>TM</sup> core from MIPS Technologies is a high-performance, low-power, 32-bit MIPS®RISC processor core family intended for custom system-on-silicon applications. The core is designed for semiconductor manufacturing companies, ASIC developers, and system OEMs who want to rapidly integrate their own custom logic and peripherals with a high-performance RISC processor. A 34K core is fully synthesizable to allow maximum flexibility; it is highly portable across processes and can easily be integrated into full system-on-silicon designs. This allows developers to focus their attention on end-user specific characteristics of their product.

The 34K core is ideally positioned to support new products for emerging segments of the digital consumer, network, systems, and information management markets, enabling new tailored solutions for embedded applications.

The 34K family has four members: the MIPS32 34Kc<sup>TM</sup> core, the MIPS32 34Kc Pro<sup>TM</sup> core, the MIPS32 34Kf<sup>TM</sup> core, and the MIPS32 34Kf Pro<sup>TM</sup> core

- The 34Kc is a 32-bit RISC core for high performance applications
- The 34Kf core adds an IEEE-754 compliant floating point unit
- The 34Kc Pro core offers the CorExtend<sup>TM</sup> capability
- The 34Kf Pro core has both the floating point unit and the CorExtend capability

The term *34K core* as used in this document, generally refers to all cores in the 34K family. When referring to characteristics unique to an individual family member, the specific core type will be identified.

On a 34K core, instruction and data caches are configurable at 0, 8, 16, 32, or 64 KB in size. Each cache is organized as 4-way set associative. The data cache features non-blocking load misses. On a cache miss, the processor can continue executing instructions until a dependent instruction is reached. Both caches are virtually indexed and physically tagged. Virtual indexing allows the cache to be indexed in the same clock in which the address is generated rather than waiting for the virtual-to-physical address translation in the TLB.

The core implements the MIPS32 Release 2 Instruction Set Architecture (ISA) as well as the MIPS16e<sup>TM</sup> Application Specific Extension (ASE) for code compression. The core also implements the MIPS MT Application Specific Extension. This ASE defines the architectural state and new instructions that allow multithreading on a MIPS core.

The MMU of the 34K core may be TLB based or a simple fixed mapping translation mechanism. If TLB-based, micro TLBs in the fetch and load/store units cache the latest address translations from the larger joint TLB.

The Multiply-Divide Unit (MDU) is fully pipelined and supports a maximum issue rate of one 32x32 multiply (MUL/MULT/MULTU), multiply-add (MADD/MADDU), or multiply-subtract (MSUB/MSUBU) operation per clock.

The basic Enhanced JTAG (EJTAG) features provide CPU run control with stop, single stepping and re-start, and with software breakpoints through the SDBBP instruction. Support for connection to an external EJTAG probe through the

Test Access Port (TAP) is also included. Instruction and data virtual address hardware breakpoints as well as the MIPS Trace mechanism can be optionally included.

The bus interface implements the Open Core Protocol (OCP), with 64-bit read and write data buses. The bus interface may operate at the same or a lower clock rate than the core itself.

The rest of this chapter provides an overview of the MIPS32 34K processor core and consists of the following sections:

- Section 1.1 "34K<sup>TM</sup> Core Features"
- Section 1.2 "34K<sup>TM</sup> Core Block Diagram"

### 1.1 34K<sup>™</sup> Core Features

- 9-stage pipeline
- 32-bit Address Paths
- 64-bit Data Paths to Caches
- MIPS32-Compatible Instruction Set
  - Multiply-add and multiply-subtract instructions (MADD, MADDU, MSUB, MSUBU)
  - Targeted multiply instruction (MUL)
  - Zero and one detect instructions (CLZ, CLO)
  - Wait instruction (WAIT)
  - Conditional move instructions (MOVZ, MOVN)
  - Prefetch instruction (PREF)
- MIPS32 Enhanced Architecture (Release 2) Features
  - Vectored interrupts and support for an external interrupt controller
  - Programmable exception vector base
  - Atomic interrupt enable/disable
  - GPR shadow sets
  - Bit field manipulation instructions
- MIPS16e Application Specific Extension
  - 16 bit encodings of 32-bit instructions to improve code density
  - Special PC-relative instructions for efficient loading of addresses and constants

- Data type conversion instructions (ZEB, SEB, ZEH, SEH)
- Compact jumps (JRC, JALRC)
- Stack frame set-up and tear down "macro" instructions (SAVE and RESTORE)
- MIPS MT Application Specific Extension (ASE)
  - Support for 1 or 2 Virtual Processing Elements (VPEs)
  - Support for 1-9 Thread Contexts (TCs)
  - Inter-Thread Communication (ITC) memory for efficient communication & data transfer.
- Programmable L1 Cache Sizes
  - Individually configurable instruction and data caches
  - Sizes of 0, 8, 16, 32, or 64 KB.
  - 4-Way set associative
  - Up to 4 non-blocking loads
  - Supports Write-back with write-allocation and Write-through without write-allocation
  - 256-bit (32-byte) cache line size, doubleword sectored suitable for standard 64-bit wide single-port SRAM
  - Virtually indexed, physically tagged
  - Cache line locking support
  - Non-blocking prefetches
- Data and Instruction ScratchPad RAMs
  - Separate RAMs for Instruction and Data
  - addressable up to 1MB
  - 64-bit OCP interfaces for external access
- R4000 Style Privileged Resource Architecture
  - Count/compare registers for real-time timer interrupts
  - Instruction and data watch registers for software breakpoints
- Standard Memory Management Unit
  - 16/32/64 dual-entry MIPS32-style JTLB per VPE with variable page sizes
  - JTLBs are sharable under software control

- 4-9 entry instruction TLB
- 8 entry data TLB
- Optional Memory Management Unit
  - Simple Fixed Mapping Translation (FMT)
  - Address spaces mapped using register bits
- OCP Bus Interface Unit (BIU)
  - 32b address and 64b data
  - Core/bus ratios of 1, 1.5, 2, 2.5, 3, 3.5, 4, 5 and 10 are supported
  - Supports bursts of 4x64b
  - 4 entry write buffer handles eviction data, write-through, uncached, and uncached accelerated store data
  - Simple Byte enable mode allows easier bridging to other bus standards
  - Extensions for management of front side L2 cache
- CorExtend<sup>TM</sup> User Defined Instruction capability (34Kc Pro and 34Kf Pro)
  - Optional support for the CorExtend feature allows users to define and add instructions to the core (as a build-time option)
  - Single or multi-cycle instructions
  - Source operations from register, immediate field, or local state
  - Destination to a register or local state
  - Interface to multiply-divide unit, allowing sharing of accumulation registers
- Multiply-Divide Unit
  - Maximum issue rate of one 32x32 multiply per clock
  - Early-in divide control. Minimum 11, maximum 34 clock latency on divide
- Floating Point Unit (34Kf and 34Kf Pro only)
  - IEEE-754 compliant floating point unit
  - Compliant to MIPS 64b FPU standards
  - Supports single and double precision datatypes
- Coprocessor2 Interface

- 64-bit interface to user designed coprocessor
- Power Control
  - No minimum frequency
  - Power-down mode (triggered by WAIT instruction)
  - Support for software-controlled clock divider
  - Support for extensive use of fine-grain clock gating
- EJTAG Debug Support
  - CPU control with start, stop and single stepping
  - Software breakpoints via the SDBBP instruction
  - Optional hardware breakpoints on virtual addresses; 0 or 4 instruction and 0 or 2 data breakpoints per VPE
  - Test Access Port (TAP) facilitates high speed download of application code
  - Optional MIPS Trace hardware to enable real-time tracing of executed code

### 1.2 34K<sup>™</sup> Core Block Diagram

The 34K core contains a number of blocks, as shown in the block diagram in Figure 1.1. The major blocks are as follows:

- Execution Unit (ALU)
- Multiply-Divide Unit (MDU)
- System Control Coprocessor (CP0)
- Memory Management Unit (MMU)
- Floating Point Unit (FPU) only in 34Kf
- Cache Controller
- Bus Interface Unit (BIU)
- Power Management
- MIPS16e support
- Instruction Cache (I-cache)
- Data Cache (D-cache)
- Enhanced JTAG (EJTAG) Controller

• CorExtend<sup>TM</sup> User Defined Instructions (UDI)

Figure 1.1 shows a block diagram of a 34K core. The MMU can be implemented using either a translation lookaside buffer or a fixed mapping (FMT). Refer to Chapter 5, "Memory Management of the 34K<sup>TM</sup> Core" for more information.




Figure 1.1 34K<sup>™</sup> Processor Core Block Diagram

### 1.2.1 Logic Blocks

The following subsections describe the various logic blocks of the 34K processor core.

#### 1.2.1.1 Execution Unit

The core execution unit implements a load-store architecture with single-cycle Arithmetic Logic Unit (ALU) operations (logical, shift, add, subtract) and an autonomous multiply-divide unit. Each TC on the The core contains thirty-two 32-bit general-purpose registers (GPRs) used for scalar integer operations and address calculation. The register file consists of two read ports and one write port and is fully bypassed to minimize operation latency in the pipeline.

The execution unit includes:

- 32-bit adder used for calculating the data address
- Logic for branch determination and branch target address calculation
- Bypass multiplexers used to avoid stalls when executing instruction streams where data-producing instructions are followed closely by consumers of their results
- Zero/One detect unit for implementing the CLZ and CLO instructions
- ALU for performing bitwise logical operations
- Shifter and Store aligner
- Floating Point Unit Interface
- Coprocessor2 Interface

#### 1.2.1.2 Multiply/Divide Unit (MDU)

The Multiply/Divide unit performs multiply and divide operations. The MDU consists of a pipelined 32x32 multiplier, result-accumulation registers (HI and LO), multiply and divide state machines, and all multiplexers and control logic required to perform these functions. This pipelined MDU supports execution of a multiply or multiply-accumulate operation every clock cycle. Unlike previous cores, there is no dependence between operand size and issue rate for multiplies. Divide operations are implemented with a simple 1 bit per clock iterative algorithm and require 35 clock cycles in worst case to complete. Early-in to the algorithm detects sign extension of the dividend, if it is actual size is 24, 16 or 8 bit, the divider will skip 7, 15 or 23 of the 32 iterations. An attempt to issue a subsequent MDU instruction while a divide is still active causes a pipeline stall until the divide operation is completed.

On Pro Series cores, the MDU accumulator is shared with the CorExtend block. Many CorExtend instruction types can make use of the HI/LO accumulation registers.

#### 1.2.1.3 System Control Coprocessor (CP0)

In the MIPS architecture, CP0 is responsible for the virtual-to-physical address translation, cache protocols, the exception control system, the processor's diagnostics capability, operating mode selection (kernel vs. user mode), and the enabling/disabling of interrupts. Configuration information such as cache size, set associativity, and presence of build-time options are available by accessing the CP0 registers. Refer to Chapter 7, "CP0 Registers of the 34K<sup>TM</sup> Core" for more information on the CP0 registers. Refer to Chapter 11, "EJTAG Debug Support in the 34K<sup>TM</sup> Core"

for more information on EJTAG debug registers. Most of CP0 is replicated per VPE. A small amount of state is replicated per TC and some is shared between the VPEs.


#### 1.2.1.4 Memory Management Unit (MMU)

The 34K core contains an MMU per VPE that interfaces between the execution unit and the cache controllers, shown in Figure 1.2. Although the 34K core implements a 32-bit architecture, the Memory Management Unit (MMU) is modeled after the MMU found in the 64-bit R4000 family, as defined by the MIPS32 architecture.

By default, the 34K core each MMU is based on a Translation Lookaside Buffer (TLB). The TLB consists of three or four translation buffers: a configurable 16/32/64 dual-entry fully associative Joint TLB (JTLB) per VPE, a 4-9 entry fully associative Instruction TLB (ITLB) and a 8-entry fully associative data TLB (DTLB). The ITLB and DTLB, also referred to as the micro TLBs, are managed by the hardware and are not software visible. The micro TLBs contain subsets of the JTLB. When translating addresses, the corresponding micro TLB (I or D) is accessed first. If there is not a matching entry, the JTLB is used to translate the address and refill the micro TLB. If the entry is not found in the JTLB, then an exception is taken.

The core optionally implements a FMT-based MMU instead of a TLB-based MMU. The FMT replaces the ITLB and DTLB and the JTLB is removed. The FMT performs a simple translation to get the physical address from the virtual address. Refer to Chapter 5, "Memory Management of the 34K<sup>TM</sup> Core" for more information on the FMT.

Figure 1.2 shows how the address translation mechanism interacts with cache accesses.



#### Figure 1.2 Address Translation During a Cache Access

#### 1.2.1.5 Fetch Unit

The fetch unit is responsible for providing instructions to the execution unit for all TCs. The fetch unit includes:

- control logic for the instruction cache
- MIPS16e instruction recoder

- Dynamic branch prediction
  - 512 entry bimodal branch history table for predicting conditional branches
  - 4 entry return prediction stack for predicting return addresses
- 8 entry instruction buffer per TC to decouple the fetch and execution pipelines
- Interface to Instruction ScratchPad RAM

When executing instructions from multiple TCs, a portion of the IBF is used as a skid buffer. Instructions are held in the IBF after being sent to the execution unit. This allows stalled instructions to be flushed from the execution pipeline without needing to be refetched.

#### 1.2.1.6 Thread Schedule Unit (TSU)

This unit is responsible for dispatching instructions from different Thread Contexts (TCs). An external policy manager assigns priorities for each TC. The TSU determines which TCs are runnable and selects the highest priority one available. If multiple are available, a round-robin mechanism will select between them fairly.

The policy manager is a customer configurable block. Simple round-robin or fixed priority policies can be implemented by tying off signals on the interface. A reference policy manager is also included that implements a weighted round-robin algorithm for long-term distribution of execution bandwidth.

#### 1.2.1.7 Instruction Cache

The instruction cache is an on-chip memory array of up to 64 KB. The cache is virtually indexed and physically tagged, allowing the virtual-to-physical address translation to occur in parallel with the cache access rather than having to wait for the physical address translation. The tag holds 20 or 21 bits of the physical address, a valid bit, a lock bit, and optionally a parity bit. There is a separate 6b array which holds data for all 4 ways to be used in the Least Recently Used (LRU) replacement scheme. Some precode information is included in the instruction cache data array. An additional 6b per pair of 32b instructions is used to enable quick detection of branches and jumps in the fetch unit. If parity is implemented, a single bit covers the 6b recode and 8b cover the 64b data.

The core supports instruction cache locking. Cache locking allows critical code to be locked into the cache on a "per-line" basis, enabling the system designer to maximize the efficiency of the system cache. Cache locking is always available on all instruction cache entries. Entries can be marked as locked or unlocked (by setting or clearing the lock bit) on a per-entry basis using the CACHE instruction.

The LRU array must be bit-writable. The tag and data arrays only need to be word-writable.

#### 1.2.1.8 Load/Store Unit

The Load/Store Unit is responsible for data loads and stores. It includes:

- Data cache control logic
- 4-8 line fill/store buffer
- ScratchPad RAM interface

#### 1.2.1.9 Data Cache

The data cache is an on-chip memory array of up to 64 KB. The cache is virtually indexed and physically tagged, allowing the virtual-to-physical address translation to occur in parallel with the cache access. The tag holds 20 or 21 bits of the physical address, a valid bit, a lock bit, and optionally a parity bit. A separate array holds the LRU bits (6b), dirty bits (4b), and optionally, dirty parity bits (4b) for all 4 ways. The data array is optionally parity protected with 1b per 8b of data.

In addition to instruction cache locking, all cores also support a data cache locking mechanism identical to the instruction cache, with critical data segments to be locked into the cache on a "per-line" basis. The locked contents cannot be selected for replacement on a cache miss, but can be updated on a store hit.

Cache locking is always available on all data cache entries. Entries can be marked as locked or unlocked on a per-entry basis using the CACHE instruction.

The physical data cache memory must be byte writable to support sub-word store operations. The LRU/dirty bit array must be bit-writable.

#### 1.2.1.10 Bus Interface Unit (BIU)

The Bus Interface Unit (BIU) controls the external interface signals. Additionally, it contains the implementation of a collapsing write buffer. This buffer is used to merge Write-Through transactions as well as gathering multiple writes together from dirty line evictions and uncached accelerated stores. The write buffer consists of 4 32B entries.

#### 1.2.1.11 Power Management

The core offers a number of power management features, including low-power design, active power management, and power-down modes of operation. The core is a static design that supports a WAIT instruction designed to signal the rest of the device that execution and clocking should be halted, hence reducing system power consumption during idle periods.

The core provides two mechanisms for system-level, low-power support:

- Register-controlled power management
- Instruction-controlled power management

In register-controlled power management mode the core provides three bits in the CP0 Status register for software control of the power management function and allows interrupts to be serviced even when the core is in power-down mode. In instruction-controlled power-down mode execution of the WAIT instruction is used to invoke low-power mode.

Refer to Chapter 10, "Power Management in the 34KTM Core" for more information on power management.

#### 1.2.1.12 MIPS16e<sup>™</sup> Application Specific Extension

The 34K core includes support for the MIPS16e ASE. This ASE improves code density through the use of 16-bit encodings of MIPS32 instructions plus some MIPS16e-specific instructions. PC relative loads allow quick access to constants. Save/Restore macro instructions provide for single instruction stack frame setup/teardown for efficient subroutine entry/exit. Sign- and zero-extend instructions improve handling of 8bit and 16bit datatypes.

A decompressor converts the MIPS16e 16-bit instructions fetched from the instruction cache or external interface back into 32-bit instructions for execution by the core.

#### 1.2.1.13 EJTAG Debug

All cores provide basic EJTAG support with debug mode, run control, single step and software breakpoint instruction (SDBBP) as part of the core. These features allow for the basic software debug of user and kernel code. A TAP controller is also included, enabling communication between an EJTAG probe and the CPU through a dedicated port. This provides the possibility for debugging without debug code in the application, and for download of application code to the system.

An optional EJTAG feature is hardware breakpoints. A 34K core may have four instruction breakpoints and two data breakpoints per VPE, or no breakpoints. The hardware instruction breakpoints can be configured to generate a debug exception when an instruction is executed anywhere in the virtual address space. Bit mask and Address Space Identifier (ASID) values may apply in the address compare. These breakpoints are not limited to code in RAM like the software instruction breakpoint (SDBBP). The data breakpoints can be configured to generate a debug exception on a data transaction. The data transaction may be qualified with both virtual address, data value, size and load/store transaction type. Bit mask and ASID values may apply in the address compare, and byte mask may apply in the value compare.

Another optional debug feature is support for MIPS Trace that enables real-time tracing capability. The trace information can be stored to either an on-chip trace memory or an off-chip trace probe. The trace of program flow is highly flexible and can include the instruction program counter as well as data addresses and data values. The trace features can provide a powerful software debugging mechanism.

Refer to Chapter 11, "EJTAG Debug Support in the 34K<sup>™</sup> Core" for more information on the EJTAG features.

#### 1.2.1.14 CorExtend<sup>™</sup> User Defined Instructions

This optional module contains support for CorExtend user defined instructions. These instructions must be defined at build-time for the 34K core. The CorExtend feature is a capability of the 34Kc Pro and 34Kf Pro cores. This feature makes 16 instructions in the opcode map available for customer usage, and each instruction can have single or multi-cycle latency. A CorExtend instruction can operate on any one or two general-purpose registers or immediate data contained within the instruction, and can write the result of each instruction back to a general purpose register or a local register. Implementation details for CorExtend can be found in the  $34K^{TM}$  Pro Series<sup>TM</sup> CorExtend<sup>TM</sup> Implementor's Guide (MD00348)

Refer to Section Table 15.5 "MIPS32 SPECIAL2 Encoding of Function Field" for a specification of the opcode map available for user defined instructions.

Chapter 2

## Pipeline of the 34K<sup>™</sup> Core

The 34K processor core implements a 9-stage pipeline. The pipeline allows the processor to achieve high frequency while minimizing device complexity, reducing both cost and power consumption. This chapter contains the following sections:

- Section 2.1 "Pipeline Stages"
- Section 2.2 "Instruction Fetch"
- Section 2.3 "Load Store Unit"
- Section 2.4 "MDU Pipeline"
- Section 2.5 "Skewed ALU"
- Section 2.6 "Interlock Handling"
- Section 2.7 "Instruction Interlocks"
- Section 2.8 "Hazards"
- Section 2.9 "Instruction Rollback And Its Implications"

### 2.1 Pipeline Stages

The pipeline consists of nine stages:

- IF Instruction fetch First
- IS Instruction fetch Second
- IR Instruction recode (MIPS16e only)
- IK Instruction kill (MIPS16e only)
- IT Instruction fetch Third
- RF Register File
- AG Address Generation
- EX EXecute
- MS Memory Second

- ER Exception Resolution
- WB WriteBack

Two additional stages are conditionally added to the fetch pipeline after the IS stage when executing MIPS16e code. The IR and IK stages are generally bypassed while executing 32-bit code. Unlike the 24K core, the 34K core always has the IT stage and is never bypassed which makes it a 9-stage pipe.

A 34K core implements a bypass mechanism that allows the result of an operation to be sent directly to the instruction that needs it without having to write the result to the register and then read it back.

Figure 2.1 shows the basic pipeline organization. The various parts of the pipeline are described in more detail in this chapter.




Figure 2.1 34K<sup>™</sup> Core Pipeline Stages

### 2.1.1 IF Stage: Instruction Fetch First

- I-cache tag/data arrays accessed
- Branch History Table accessed
- ITLB address translation performed
- EJTAG break/watch compares done

# 2.1.2 IS - Instruction Fetch Second

- Detect I-cache hit
- Way select
- MIPS32 Branch prediction

# 2.1.3 IR - Instruction Recode (MIPS16e only)

- MIPS16 recode
- MIPS16 branch prediction
- Stage is bypassed when executing MIPS32 code

# 2.1.4 IK - Instruction Kill (MIPS16e only)

- Kill MIPS16 instructions (due to branches as an example)
- Stage is bypassed when executing MIPS32 code

# 2.1.5 IT - Instruction Fetch Third

- Instruction Buffer
- Branch target calculation
- Thread selection for dispatch based on policy manager

# 2.1.6 RF - Register File Access

- Register File access
- Instruction decoding/dispatch logic
- Bypass muxes

# 2.1.7 AG - Address Generation

- D-cache Address Generation
- Bypass muxes

# 2.1.8 EX - Execute/Memory Access

- Skewed ALU
- DTLB
- Start DCache access

Branch Resolution

# 2.1.9 MS - Memory Access Second

- Complete DCache access
- DCache hit detection
- Way select mux
- Load align

# 2.1.10 ER- Exception Resolution

- Instruction completion
- Register file write setup
- Exception processing

# 2.1.11 WB - Writeback

• Register file writeback occurs on rising edge of this cycle

# 2.2 Instruction Fetch

The IFU is responsible for supplying instructions to the execution units and handling the results of all control transfer instructions (branches, jumps, etc.). The IFU operation encompasses five pipe stages: IF (Instruction fetch First), IS (Instruction fetch Second), IR (Instruction Recode), IK (Instruction Kill) and IT (Instruction fetch Third). The instruction cache tags and data are accessed in IF, and the hit determination and the first part of the 32-bit mode target calculation is done in IS. The IR and IK stage handle MIPS16e recoding. The remainder of the 32-bit mode target calculation as well as instruction buffering to the ALUis done in the IT stage. This instruction buffering decouples the IFU from the rest of the pipeline, allowing fetches to proceed even if the processor execution is stalled for some reason. The fetch pipeline and cache bandwidth is 64 bits, supplying up to two instructions per cycle in MIPS32 mode, which allows the IFU to get ahead of the ALU and shields the execution pipeline from some IFU miss penalties.

On the very front of the pipe, before the IF stage there is a mux to select the TC that will start a fetch. Potentially in every cycle a different TC can be fetched assuming that there is more than one TC that is fetchable. Based on the choice of the TC, its predicted program counter value is chosen as the next instruction fetch address.

In addition, the instruction buffers are replicated per TC so that each TC can continue to fetch as and when it gets an opportunity to be fetched and stores its instructions in its instruction buffer for dispatch. For example, when one of the TCs has an instruction cache miss, the other threads can keep fetching as long as the they hit in the cache. When there are two outstanding cache misses, a TC with a third miss would be blocked from being fetched but TCs that hit in the instruction cache could continue being fetched.

In the IT stage of the pipe, a dispatch scheduler unit chooses amongst all the TCs with an instruction available in its instruction buffer for dispatch.

The instruction buffer in the IT stage of the pipe also doubles as a skid buffer. In the event of a cache miss on a load followed by a dependency on the load data, the dependent instruction as well as any subsequent instructions for that

TC that might have been issued from the IT stage are flushed back to the instruction buffer. This is done to avoid stalling the whole pipe so that the other TCs can continue with their operations. However, by flushing these instructions to the instruction buffer instead of causing a refetch from the cache, when the dependency for this TC is resolved, this TC can start issuing immediately instead of waiting for a full fetch from the caches.

Figure 2.2 shows the general datapath of the IFU along with major structures. In order to avoid complexity, the figure below does not include the TC selection mux for fetching (at front of pipe) or the TC selection mux in the policy manager in the IT stage.





Figure 2.2 IFU Block Diagram


The following diagrams illustrate the timing of various IFU operations. The simplest of these is the sequential fetch path, in which the next fetch PC is incremented by 8 bytes in parallel with the cache lookup. If each fetch hits in the cache, the IFU can provide two instructions per cycle and will quickly fill up the instruction buffer, after which it will stall based on a buffer full signal. However, if there are other TCs that do not have their instruction buffer full, the IFU will continue to fetch those TCs, avoiding a stall in the IFU.




#### Figure 2.3 Timing of 32-bit Mode Sequential Fetches


Another common situation is a control transfer instruction (branch/jump). The calculation of the target for 32-bit mode instructions starts in the IS stage, but does not complete until the IT stage. For a predicted taken path this means that if the delay slot of that branch is in the same fetch bundle, there will be a 2 cycle bubble since the sequential fetches will not be used. If the delay slot is in the next fetch bundle, there will be a 1 cycle bubble.







For conditional branches, the control transfer is most likely speculative, based upon the branch history table. The resolution of this branch by the ALU will be calculated in the EX stage and will be used by the IFU in the MS stage, resulting in a several-cycle fetch bubble. The following figure illustrates one possibility assuming the instruction buffer is empty and the delay slot is in the next fetch bundle.





The delay slot lessen the impact of a mispredict on the execution pipeline, though. Assuming no stalls, the ALU sees a five-cycle bubble:





#### 2.2.1 Branch History Table

A branch history table (BHT) will be accessed in parallel with the cache in the IF stage. This table is a 512-entry bimodal predictor. The table is indexed with bits 11:3 of the VA and each entry contains a two bit saturating counter that indicates whether a branch is taken or not. The indexing is down to bit 3 because in 32b code there can only be one branch every 64b because of the branch delay slot. In MIPS16e code, the smaller instructions and lack of delay slots means that up to 4 branches can exist within a 64b fetch bundle and will share the same BHT entry. However, in typical code, the branch density is lower than in 32b code and keeping the same 64b indexing maintains reasonable prediction accuracy. It is also important to note that the on the 34K core, all the TCs use the same BHT.

Unlike some previous MIPS processors, the 34K core uses the BHT to predict branch likely instructions. Architecturally, these are specified to only be used when a branch is taken > 95% of the time. However, the default settings of many compilers use these even when that is not the case. The delay slot characteristics (the delay slot is only executed if the branch is taken) allow a useful instruction to be placed in the delay slot instead of a NOP. When used in this fashion, dynamic prediction is much more accurate than statically predicting a branch likely as taken.

Unconditional branches (BEQ r0, r0 and BGEZAL r0) are detected by the precode logic and will be statically predicted taken, bypassing the BHT.

The ALU verifies the correctness of the prediction when the branch reaches the EX stage. In the case of a mispredict, the instructions on the mispredicted path will be killed and the fetch will be redirected to the correct instruction. This will cause a 5 cycle bubble in the pipeline.

## 2.2.1.1 Branch Target Calculation

Branch target calculation is done in the IT stage. This alleviates a critical timing path in the IFU and removes the need for replicating the branch target logic on all 4 ways of the cache. In the case of a taken branch, the following two fetches will be killed (only one if the delay slot is in the following fetch). This added cycle is generally covered by the instruction buffer. A string of taken branches will slowly drain the instruction buffer as only two instructions are fetched every three cycles.

# 2.2.2 Return Prediction Stack

The return prediction stack (RPS) is a simple stack to hold return addresses. Every time a JAL, JALR ra, or BGEZAL is seen, the link address is pushed onto the stack. When a JR ra is executed, a link address is popped off of the stack. If calling convention is maintained and the stack doesn't overflow, this will have very high prediction accuracy. The RPS contains 4 entries.

The ALU will verify the correctness of the prediction in the EX stage. If the prediction was wrong, the fetch will be redirected in the MS stage and there will be a 5 cycle bubble from the misprediction.

JR that don't use ra are not predicted. The IFU will stall until the ALU reads the register file. The timing on this will be the same as for a return mispredict.

On the 34K core, there is one RPS shared between all the TCs. However, only one TC can use it at any point in time. A TC begins to utilize the RPS when it is the only TC that is runnable (i.e. when the 34K core enters single-threaded mode).

# 2.2.3 ITLB

The IFU relies on a small subset of TLB entries stored locally in a four-entry ITLB to translate the PC into a physical address for tag comparison. The ITLB stores mappings for 4KB or 1MB pages or sub-pages (i.e. if the JTLB page is 64KB, only the 4KB sub-page containing the desired virtual address will be mapped into the ITLB). The ITLB access occurs in parallel with the primary cache lookup. If there is a miss in the ITLB, the BIU must look up the entry in the main JTLB.

On the 34K core, to avoid multiple misses from many TCs thrashing the ITLB, there is a per-TC ITLB entry. Thus, a TC has access to one dedicated per-TC ITLB entry in addition to the three other common ITLB entries. The TC specific ITLB entry is loaded with the last used translation by that TC when that translation gets evicted out of the three common ITLB entries.

A miss in the ITLB will be detected in the IF stage, and the IFU will stall in the IS stage. The virtual address and the miss indication will be sent to the BIU during IF, allowing the JTLB to start a lookup in the next cycle. The latency of the JTLB lookup can be impacted by several factors. The JTLB can be busy processing a DTLB miss or a TLB operation, delaying the start of the JTLB lookup. Also, the JTLB access time depends on how it is implemented. An SRAM-based PFN array will take an extra cycle over a flop-based version, yielding a 3 cycle latency instead of 2. Once the JTLB data is returned, the IFU will resume directly in the IS stage. When there are multiple TCs running, after an ITLB miss request is dispatched to the JTLB, other TCs can keep fetching behind this ITLB miss. If another TC has an ITLB miss, then that TC will only restart fetching once the first ITLB miss has been serviced by the JTLB. In other words, at any point in time there can be only one outstanding ITLB miss but the ITLB miss is non-blocking for other TCs.

The cacheability attributes can be reduced to one bit (uncached/cached). An ITLB entry will also record the associated JTLB entry, so that for a JTLB write, the ITLB can invalidate its copy if present. The ITLB uses a true LRU replacement algorithm.

		cle stall.			
IF I	IS*	IS*	I IS*	I IS	1
  TLB lookup -   miss detected	Pipe Stalls JTLB lookup begins	dependin	1 or 2 cycles g on JTLB entation	Pipe restarts with translated address	
I					I
I					I
I	I	I	I	I	I


#### Figure 2.7 Timing of an ITLB Miss

ITLR Miss Handling

## 2.2.4 Cache Miss Timing

A miss in the instruction cache will be detected in the IS stage. The IFU will allocate one of the entries in the fill buffer and send the translated physical address and the miss indication to the BIU during the next cycle. The IFU will then enter an idle state and, assuming no redirect event, will replay the IF stage once the data returns from the BIU. Prior to writing into the cache, the IFU precodes the instructions with some additional information about branches/jumps that help speed up fetch unit processing of those instructions. Precoding the instructions and the write into the fill buffer will happen in the cycle the BIU returns the data, and in the following IF stage the data can be bypassed from the fill buffer. Thus, the IFU portion of the cache miss penalty is normally 4 cycles. The total miss penalty could range from a minimum of 10-12 cycles for an L2 hit to 50 or more for an access to main memory.

In the case of the 34K core with multiple TCs running, a cache miss is non-blocking. Up to three outstanding cache misses are supported and it is possible for other TCs to keep fetching as long as they are hitting out of the instruction cache even with three pending cache misses.



## Figure 2.8 Timing of a Cache Miss

## 2.2.5 MIPS16e™

The IFU is responsible for recoding MIPS16e instructions. Before the MIPS16e instruction is sent to the ALU, it is recoded into a 32b instruction. Some additional state is used for the MIPS16e instructions that do not have a direct counterpart in the MIPS32 instruction set (such as PC-relative loads and adds). This recoding step is handled in an additional pipeline stage that is only active when executing MIPS16e code.


Each cycle, the recode logic processes 32b of the instruction stream and puts 1-2 instructions in the fetch buffer. Most instructions can be generated two at a time, but there are two exceptions. JAL(X) instructions are 32b. When the JAL(X) is in the 32b fetch window, it will be recoded in one cycle. If the JAL(X) starts in the middle of a fetch window, the first instruction will be recoded in the first cycle and the fetch window will be shifted so the JAL(X) can be recoded in the second cycle. EXTENDs are handled the same way - the EXTEND and the instruction it is extending are only recoded when they are in the fetch window together. Since a single fetch of 64bits can result in up to 4 MIPS16e instructions, in MIPS16e mode, the processor fetches every other cycle. On the 34K core, it is possible for these empty fetch cycles to be consumed by any other TC running in MIPS32 mode and thus keep the fetch pipe busy.

Table 2.	1 Recode	bandwidth
----------	----------	-----------

First 16b	Second 16b	32b Instns generated
16b instn	16b instn	2
Extend	16 instn	1
16b instn Extend/JAL(2		1
JAL	1	

# 2.3 Load Store Unit

The Load Store Unit (LSU) is responsible for loads and stores. This primarily includes the data cache control logic.



# 2.3.1 DTLB

The data cache access begins in the AG stage. The ALU generates the virtual address in this stage. In parallel, the source operands are passed to the LSU and the 8 entry DTLB is accessed. If there is a miss in the DTLB, the LSU will stall and give the address to the BIU to lookup in the JTLB. If there is a hit in the JTLB, the page information will be returned to the LSU and the access will continue. Since it is only the LSU pipe that stalls on a DTLB miss, it is possible for other non load-store instructions to keep progressing down the ALU pipe.

I

ī

#### Figure 2.10 DTLB Miss Timing

DTLB Miss Handling 2-3 cycle Isu pipe stall. AG EX\* EX\* EX\* ΕX Т Т Т L DTLB lookup -Pipe Stalls PTE read - 1 or 2 cycles LSU p ipe miss detected Address sent to depending on JTLB restarts with JTLB for implementation translated lookup address I Т ī Т

The DTLB will only store mappings either for 4K or 1M pages or subpages of a larger JTLB entry. A DTLB entry will also record the associated JTLB entry, so that for a JTLB write, the DTLB can invalidate its copy if present. The DTLB uses a pseudo-LRU replacement algorithm. If the Fixed Mapping MMU is used instead of a TLB, the address translation will be done in the EX stage and there will never be a DTLB miss.


# 2.3.2 Data Cache Access

The data cache access is done during the EX stage. The tag and data arrays are accessed and the values are saved in flops for use in the MS stage. In parallel with the array lookup (in EX), the physical address is used to do an early tag compare on entries in the Fill Store Buffer (FSB) and Store Buffer (SB).

The SB is a single entry buffer that is used to stage store data into the other structures. It is fully bypass-able, allowing a load immediately after a store to the same address to execute without stalls. From the SB, the store data will move into the FSB if the store hits in the cache or it is an allocating miss. The store data is then written into the cache opportunistically.

During the MS stage, the data cache tags are compared to the physical address to determine whether a reference hit in the cache or not. If there is a hit, the way select (WS) array will be written to mark the most recently used way, and load data will be bypassed back to the ALU. On a cache miss, an FSB entry is allocated to hold the fill data as it returns from the BIU. The WS array is read and the replacement way is determined. If the line selected for replacement is dirty, an eviction will begin and the dirty data will be written back to memory. A load miss will also allocate an entry in the Load Queue (LDQ). This buffer is used to hold the aligned load data while it is being staged back into the ALU.

The core portion of a load miss is shown in Figure 2.11. It takes one cycle to get from the LSU through the BIU and out onto the OCP bus. It takes at least 1 cycle for the data to be returned. Then 2 more cycles are required to get the data back to the ALU.



#### Figure 2.11 Cache Miss Timing

# 2.3.3 Outstanding misses

The 34K core features non-blocking D-cache misses. In the cases where the following instructions are not dependent on the load data, the core can continue executing instructions while the miss is being processed. The core can handle multiple outstanding misses.

- Up to 8 independent cache lines this includes lines requested for loads, stores, and prefetches. Multiple requests to the same line can be merged.
- Up to 9 load misses Up to 9 separate loads can be outstanding. The loads can be to different cache lines or multiple loads can be to the same cache line.

# 2.3.4 Uncached Accesses

Uncached accesses are handled pretty similarly to cached ones. The cacheability of the reference is not known until the address translation is completed in the EX stage, so the cache access is performed anyway. On an uncached reference, a miss will be forced. Uncached loads will request the exact amount of data required and allocate an FSB and LDQ entry. Uncached loads are non-blocking just like cached misses. Uncached stores will be sent to the BIU.

To the LSU, uncached accelerated stores look the same as uncached stores. They are handled differently in the BIU though. The BIU will attempt to gather uncached accelerated stores and do a bursted write to improve bus efficiency.

# 2.4 MDU Pipeline

The autonomous multiply/divide unit (MDU) has a separate pipeline for multiply and divide operations. This pipeline operates in parallel with the integer unit (ALU) pipeline and does not stall when the ALU pipeline stalls. This allows multi-cycle MDU operations, such as a divide, to be partially masked by system stalls and/or other integer unit instructions.

The MDU consists of a 32x32 booth recoded multiplier array, separate carry-lookahead adders for multiply and divide, result/accumulation registers (HI and LO), multiply and divide state machines, and all necessary multiplexers and control logic.

The MDU supports execution of a multiply operation every clock cycle. Divide operations are implemented with a simple 1 bit per clock iterative algorithm with an early in detection of sign extension on the dividend (rs). An attempt to issue a subsequent MDU instruction which would access the HI or LO register before the divide completes causes a delay in starting the subsequent MDU instruction. Some concurrency is enabled by the separate adders for the mul-

tiply and divide data paths. The MDU instruction may start executing once the divide is ensured of writing to the HI and LO registers before the MDU instruction will access them. A MUL instruction, which does not access the HI or LO register, may start executing anytime relative to a previous divide instruction.

Table 2.2 lists the delays (number of cycles until a result is available) for multiply and divide instructions. The delays are listed in terms of pipeline clocks. In this table 'delay' refers to the number of cycles the CPU must stall the second instruction to wait for the result of the first instruction.

Size of Operand	Instruction Sequence				
1st Instruction <sup>[1]</sup>	1st Instruction	2nd Instruction	Delay Clocks		
32 bit	MULT/MULTU, MADD/MADDU, or MSUB/MSUBU	MADD/MADDU, MSUB/MSUBU, or MFHI/MFLO	0		
32 bit	MUL	Integer operation <sup>[1]</sup>	4		
8 bit	DIVU	MFHI/MFLO	7		
16 bit	DIVU	MFHI/MFLO	15		
24 bit	DIVU	MFHI/MFLO			
32 bit	DIVU	DIVU MFHI/MFLO			
8 bit DIV		MFHI/MFLO	9 <sup>[2]</sup>		
16 bit	DIV	MFHI/MFLO			
24 bit	DIV	MFHI/MFLO	25 <sup>[2]</sup>		
32 bit	DIV	MFHI/MFLO	33 <sup>[2]</sup>		
any	MFHI/MFLO	Integer operation <sup>[1]</sup>	4		
any	MTHI/MTLO	LO MADD/MADDU, MSUB/MSUBU			
any	MTHI/MTLO	MFHI/MFLO	0		

Table 2.2 MDU Instruction Delays

In Table 2.2 a delay of zero means that the first and second instructions can be issued back to back in the code without the MDU causing any stalls in the ALU pipeline. A delay of one means that if issued back to back, the ALU pipeline will be stalled for one cycle.

Table 2.3 Multiply Instruction (updating *HI/LO*) Repeat Rates

Instruction	Repeat	
1st Instruction	2nd Instruction	Repeat Rate
MULT/MULTU,	MADD/MADDU,	1
MADD/MADDU, MSUB/MSUBU	MSUB/MSUBU	

The repeat rate of 1 for MULT/MULTU/MADD/MADDU/MSUB/MSUBU to MADD/MADDU/MSUB/MSUBU are achieved by feeding the result of the  $M3_{MDU}$  stage for the first instruction back into the  $M3_{MDU}$  stage for the second instruction.

Instruction	Repeat					
1st Instruction	2nd Instruction	Rate				
MUL MUL (no data dependency)						
<ul> <li>[1] There is no data dependency between first and second MUL. Otherwise, the repeat rate is the same as for MUL to integer operations in Figure 2.2</li> <li>[2] MULs can be issued at the maximum rate of 3 every 5 cycles. Three can be issued back to back, but a fourth one would stall.</li> </ul>						

Table	2.4	MUL	Rep	eat	Rates
-------	-----	-----	-----	-----	-------

# 2.4.1 Multiply Pipeline Stages


The multiply operation begins in  $B_{MDU}$  stage, which would be the EX stage in the integer pipeline. The booth recoding function occurs at this time. The multiply calculation requires three clocks and occurs in the  $M1_{MDU}$ ,  $M2_{MDU}$ , and  $M3_{MDU}$  stages. The carry-lookahead-add (CLA) function occurs at the end of the  $M3_{MDU}$  stage. In the  $A_{MDU}$  stage, the result is selected from the multiply data path, *HI* register, and *LO* register to be returned to the ALU for the MFHI, MFLO, and MUL instructions. If the MDU instruction is not one of these, the result is selected to be written into the *HI/LO* registers instead. The result is ready to be read from the *HI/LO* registers in the W<sub>MDU</sub> stage.


The following figures illustrate a multiply (accumulate) instruction and the interaction with the main integer pipeline. These figures are applicable to MUL, MULT, MULTU, MADD, MADDU, MSUB, and MSUBU instructions

Figure 2.12 Multiply Pipeline



## Figure 2.13 Multiply With Dependency From ALU






## Figure 2.14 Multiply With Dependency From Load Hit

\* - MUL enters EX stage but stalls because data is not ready





The following figure shows the results of the GPR targeted MUL instruction being bypassed to a later instruction. Independent instructions can execute while the multiply is happening. If a dependent instruction is found, it will stall until the result is available. When the MUL completes, it will arbitrate for access to the write port of the register file. If the integer pipe is busy with other instructions, the MDU pipeline will stall until the result can be written.

If the MUL target is being used as the base address for a load or store instruction, it needs to be bypassed by the AG stage, so one extra cycle will be required.

MUL	RF	AG	B <sub>MDU</sub>	M1 <sub>MDU</sub>	M2 <sub>MDU</sub>	M3 <sub>MDU</sub>	A <sub>MDU</sub>		Result	bypass			
		RF	AG	EX <sup>*</sup>	MS	ER	WB						
			RF	AG	EX	MS <sup>*</sup>	ER	WB					
				RF	AG	EX	MS	ER	WB				
					RF	AG	EX	MS	ER	WB			
Earliest	depender	nt ALU ins	stn			RF	AG	EX	MS	ER	WB		
Earliest depend	lent load/s	store base	e address	5			RF	AG	EX	MS	ER	WB	


Figure 2.16 MUL Bypassing Result to Int	teger Instructions
---	--------------------

# 2.4.2 Divide Operations

Divide operations are implemented using a simple non-restoring division algorithm. This algorithm works only for positive operands, hence the first cycle of the  $M_{MDU}$  stage is used to negate the *rs* operand (RS Adjust) if needed. Note that this cycle is spent even if the adjustment is not necessary. In cycle 2, the first add/subtract iteration is executed. In cycle 3 an early-in detection is performed. The adjusted *rs* operand is detected to be zero extended on the upper most 8, 16 or 24 bits. If this is the case the following 7, 15 or 23 cycles of the add/subtract iterations are skipped. During the next maximum 31 cycles (4-34), the remaining iterative add/subtract loop is executed.

The remainder adjust (Rem Adjust) cycle is required if the remainder was negative. Note that this cycle is spent even if the remainder was positive. A sign adjust is performed on the quotient and/or remainder if necessary. The sign adjust stages are skipped if both operands are positive.

Figure 2.17, Figure 2.18, Figure 2.19 and Figure 2.20 show the worst case latencies for 8, 16, 24 and 32 bit divide operations, respectively. The worst case repeat rate is either 14, 22, 30 or 38 cycles (two less if the *sign adjust* stage is skipped).



#### Figure 2.17 MDU Pipeline Flow During a 8-bit Divide (DIV) Operation

## Figure 2.19 MDU Pipeline Flow During a 24-bit Divide (DIV) Operation

Rem. Adjust

Sign Adjust 1

Sign Adjust 2


Result Ready


Add/Subtrace

Add/Subtract

RS Adjust

Early In





## Figure 2.20 MDU Pipeline Flow During a 32-bit Divide (DIV) Operation

# 2.5 Skewed ALU


The 34K core has a skewed ALU. This is referring to the fact that the ALU is located in the EX stage instead of the AG stage. This allows the load to use delay to be two cycles, the same as it was in the shorter 4KE pipeline. Software optimized for that pipeline can run without incurring additional stalls. Of course, this does not come for free - an ALU instruction generating the base address for a load or store will have an additional cycle stall. Independent of the ALU location, pointer chasing loads (loads generating the base address for following loads) will see the full 3 cycles of cache access time.

This is shown in Figure 2.21. The earliest an ALU consumer of load data can issue is two cycles after the load. The earliest a load/store consumer can issue is three cycles after the load.

The bypass of data from the ALU is shown in Figure 2.22. For back to back ALU instructions, the result is bypassed from the EX stage to the AG stage. For an ALU bypassing to the base address register of a load or store, the bypassing is from the EX stage to the RF stage and the load cannot issue until two cycles after the ALU instruction. Note that the data register for a store is not used in the AG stage and a dependency there will look like the ALU to ALU bypass.

		One Cycle	One Cycle	One Cycle	One Cycle	One Cycle	One Cycle
Load Instruction	-	RF	AG	EX	MS	ER	
					Data bypa	ss from MS to AG/	RF
		<b></b>	RF	AG	EX	MS	ER
ALU Consumer of Load	Data Instr	uction —		RF	AG	EX	MS
Load/Store Consumer c	of Load Da	ta Instruction			RF	AG	EX

## Figure 2.21 Load Data Bypass



## Figure 2.22 ALU Data Bypass

# 2.6 Interlock Handling

Smooth pipeline flow is interrupted when cache misses occur or when data dependencies are detected. Interruptions handled entirely in hardware, such as cache misses, are referred to as *interlocks*. At each cycle, interlock conditions are checked for all active instructions.

Table 2.5 lists the types of pipeline interlocks for the 34K processor core.

Interlock Type	Sources	Rollback Condition	Slip Stage
GPR dependency - load/store address	Dest. register for any instruction in previ- ous cycle	Dependency caused by a long latency	AG
	Dest. register for loads/MFCx/MDU instns in previous 2 cycles	load	
MDU busy	Previous MDU operation not completed	MFHI/LO follow- ing a DIV	AG
GPR dependency	Dest. register for loads/MFCx/MDU instns in previous cycle	Dependency caused by a long latency load	EX
LDQ full	Load in pipe while Load Queue is full	None	
Blocking load bubble	Blocking load immediately following another blocking load	None	
SYNC, I\$ CACHE	Previous I\$ CACHE not completed	I\$ CACHE inst. while previous I\$ CACHE not com- pleted	

#### **Table 2.5 Pipeline Interlocks**

Interlock Type	Sources	Rollback Condition	Slip Stage
Destination GPR dependency	Outstanding GPR write to same register	Dependency caused by a long latency load	MS
WBB full	Store/CACHE instn in pipe while Write- back Buffer is full	None	
SPRAM busy	SPRAM load/store in pipe while SPRAM is busy	None	
FSB flush	SYNC/CACHE/load/store instn requires Fill Store Buffer to be flushed	None	
DTLB miss	Load/Store address miss in microTLB	None	
CACHE	CACHE instn needs to re-access data cache	None	
L2 CACHE	Previous L2 CACHE not completed	None	
Blocking load miss	Load misses with non-blocking loads dis- abled	None	ER

## Table 2.5 Pipeline Interlocks (Continued)

In the 34K, some interlocks stall the pipeline and block all TCs until the interlock condition is satisfied. In other cases, the instruction that is waiting for an interlock event is rolled back to allow other TCs to make progress. Table 2.5 identifies the interlocks that can be rolled back.

# 2.7 Instruction Interlocks

Most instructions can be issued at a rate of one per clock cycle. In order to adhere to the sequential programming model, the issue of an instruction must sometimes be delayed. This to ensure that the result of a prior instruction is available. Table 2.6 details the instruction interactions that prevent an instruction from advancing in the processor pipeline.

Instruction Interlocks				
First Instruction	Second Instruction	lssue Delay (in Clock Cycles)	Slip Stage	
LB/LBU/LH/LHU/LL/LW/L	ALU Consumer of load data	1	EX stage	
WL/LWR	Load/Store consumer for base address register	2	AG stage	
MFC0	ALU consumer of destination register	2	EX stage	
	Load/store consumer for base address	3	AG stage	
MULTx/MADDx/MSUBx	MFLO/MFHI	0		
MUL/MFHI/MFLO	ALU Consumer of target data	4	EX stage	
	Load/Store consumer of target data for base address	5	AG stage	
MULTx/MADDx/MSUBx	MULT/MUL/MADD/MSUB MTHI/MTLO/DIV	0	EX stage	

## **Table 2.6 Instruction Interlocks**

Instruction Interlocks				
First Instruction	Second Instruction	Issue Delay (in Clock Cycles)	Slip Stage	
DIV	MUL/MULTx/MADDx/ MSUBx/MTHI/MTLO/ MFHI/MFLO/DIV	See Figure 2.2	EX stage	
TLBWR/TLBWI	Load/Store/PREF/CACHE/	2	EX stage	
TLBR	СОР0 ор	1	EX stage	

## **Table 2.6 Instruction Interlocks**

# 2.8 Hazards

In general, the 34K core ensures that instructions are executed following a fully sequential program model. Each instruction in the program sees the results of the previous instruction. There are some deviations to this model. These deviations are referred to as *hazards*.

Prior to Release 2 of the MIPS32® Architecture, hazards (primarily CP0 hazards) were relegated to implementation-dependent cycle-based solutions, primarily based on the SSNOP instruction. This has been an insufficient and error-prone practice that must be addressed with a firm compact between hardware and software. As such, new instructions have been added to Release 2 of the architecture which act as explicit barriers that eliminate hazards. To the extent that it was possible to do so, the new instructions have been added in such a way that they are backward-compatible with existing MIPS processors.

However, on the 34K core there are a number of inter-TC hazards that cannot be resolved even by using the hazard barrier instructions. As such on the 34K core the TCs have no relation to each other and software has to enforce that relation to avoid these hazards.

# 2.8.1 Types of Hazards

With one exception, all hazards were eliminated in Release 1 of the Architecture for unprivileged software. The exception occurs when unprivileged software writes a new instruction sequence and then wishes to jump to it. Such an operation remained a hazard, and is addressed by the capabilities of Release 2.

In privileged software, there are two different types of hazards: *execution hazards* and *instruction hazards*. Both are defined below.

# 2.8.1.1 Execution Hazards

Execution hazards are those created by the execution of one instruction, and seen by the execution of another instruction. These hazards should be resolved by executing an EHB instruction or an instruction hazard barrier (JR.HB, JALR.HB, or ERET) between the two instructions. Table 2.7 lists execution hazards.

Producer	$\rightarrow$	Consumer	Hazard On	Spacing (Instructions)
TLBWR, TLBWI	$\rightarrow$	TLBP, TLBR	TLB entry	2
		Load/store using new TLB entry	TLB entry	3

## **Table 2.7 Execution Hazards**

Producer	$\rightarrow$	Consumer	Hazard On	Spacing (Instructions)	
MTC0	$\rightarrow$	Load/store affected by new state	WatchHi WatchLo	2	
MTC0	$\rightarrow$	MFC0	any cp0 register	2	
MTC0	$\rightarrow$	EI/DI	Status	2	
MTC0	$\rightarrow$	RDHWR \$3	Count	2	
MTC0	$\rightarrow$	ERET	EPC DEPC ErrorEPC	2	
MTC0	$\rightarrow$	ERET	Status	2	
EI, DI	$\rightarrow$	Interrupted instruction	Status <sub>IE</sub>	2	
MTC0	$\rightarrow$	Interrupted instruction	Status	2	
MTC0	$\rightarrow$	User-defined instruction (only for Pro core)	StatusERL StatusEXL	4	
MTC0	$\rightarrow$	Interrupted Instruction	Cause <sub>IP</sub>	2	
TLBR	$\rightarrow$	MFC0	EntryHi, EntryLo0, EntryLo1, Page- Mask	2	
TLBP	$\rightarrow$	MFC0	Index	2	
MTC0	$\rightarrow$	TLBR TLBWI TLBWR	EntryHi	2	
MTC0	$\rightarrow$	TLBP Load/store affected by new state	EntryHi <sub>ASID</sub>	2	
MTC0	$\rightarrow$	TLBWI TLBWR	EntryLo0 EntryLo1	2	
MTC0	$\rightarrow$	TLBWI TLBWR	Index	2	
MTC0	$\rightarrow$	RDPGPR WRPGPR	SRSCtl <sub>PSS</sub>	1	
MTC0	$\rightarrow$	Instruction not seeing a Timer Interrupt	Compare update that clears Timer Interrupt	ate 4 <sup>1</sup> mer	
MTC0	$\rightarrow$	Load/Store affected by new state	EntryHi <sub>ASID</sub>	3	
MTC0	$\rightarrow$	Load/Store affected by new state	Status <sub>ERL</sub>	3	
MTC0	Æ	Load/Store affected by new state	Debug <sub>LSNM</sub>	3	
MTC0	Æ	Coprocessor instruction affected by new state	Status <sub>CU</sub>	4	
MTC0	Æ	Coprocessor instruction affected by new state	Status <sub>FR</sub>	4	
МТСО	Æ	DSP instruction affected by new state	Status <sub>MX</sub>	4	
МТСО	Æ	CorExtend instruction affected by new state	Status <sub>CEE</sub>	3	
MTC0	Æ	MFTR / MTTR	VpeControl <sub>TargTC</sub>	4	

## Table 2.7 Execution Hazards

$\rightarrow$	Consumer	Hazard On	Spacing (Instructions)
$\rightarrow$	Instruction affected by change	Any other CP0	2

1. This is the minimum value. Actual value is system-dependent since it is a function of the sequential logic between the SI\_TimerInt output and the external logic which feeds SI\_TimerInt back into one of the SI\_Int inputs, or a function of the method for handling SI\_TimerInt in an external interrupt controller.

## 2.8.1.2 Instruction Hazards

Instruction hazards are those created by the execution of one instruction, and seen by the instruction fetch of another instruction. Table 2.8 lists instruction hazards. Because the fetch unit is decoupled from the execution unit, these hazards are rather large. The use of a hazard barrier instruction is highly recommended for reliable clearing of instruction hazards.

Producer	$\rightarrow$	Consumer	Hazard On	Spacing (Instructions)
TLBWR, TLBWI	$\rightarrow$	Instruction fetch using new TLB entry	TLB entry	10
MTC0	$\rightarrow$	<ul> <li>Instruction fetch seeing the new value including:</li> <li>change to ERL followed by an instruction fetch from the useg segment and</li> <li>change to ERL or EXL followed by a Watch exception</li> </ul>	Status	10
MTC0	$\rightarrow$	Instruction fetch seeing the new value	EntryHi <sub>ASID</sub>	10
MTC0	$\rightarrow$	Instruction fetch seeing the new value	WatchHi WatchLo	10
Instruction stream write via CACHE	$\rightarrow$	Instruction fetch seeing the new instruction stream	Cache entries	10
Instruction stream write via store	$\rightarrow$	Instruction fetch seeing the new instruction stream	Cache entries	System-depen- dent <sup>1</sup>

#### **Table 2.8 Instruction Hazards**

1. This value depends on how long it takes for the store value to propagate through the system.

# 2.8.2 Instruction Listing

Table 2.9 lists the instructions designed to eliminate hazards. See the document titled *MIPS32*® *Architecture for Pro*grammers Volume II: The MIPS32 Instruction Set (MD00084) for a more detailed description of these instructions.

Mnemonic	Function	
EHB	Clear execution hazard	
ERET	Clears both execution and instruction hazards	
JALR.HB	Clears both execution and instruction hazards	
JR.HB	Clears both execution and instruction hazards	
SYNCI	Synchronize caches after instruction stream write	

#### **Table 2.9 Hazard Instruction Listing**

## 2.8.2.1 Instruction Encoding

The EHB instruction is encoded using a variant of the NOP/SSNOP encoding. This encoding was chosen for compatibility with the Release 1 SSNOP instruction, such that existing software may be modified to be compatible with both Release 1 and Release 2 implementations. See the EHB instruction description for additional information.

The JALR.HB and JR.HB instructions are encoding using bit 10 of the *hint* field of the JALR and JR instructions. These encodings were chosen for compatibility with existing MIPS implementations, including many which pre-date the MIPS32 architecture. Because a pipeline flush clears hazards on most early implementations, the JALR.HB or JR.HB instructions can be included in existing software for backward and forward compatibility. See the JALR.HB and JR.HB instructions for additional information.

The SYNCI instruction is encoded using a new encoding of the REGIMM opcode. This encoding was chosen because it causes a Reserved Instruction exception on all Release 1 implementations. As such, kernel software running on processors that don't implement Release 2 can emulate the function using the CACHE instruction. SYNCI must be used in conjunction with an instruction hazard barrier to ensure that the updated value is seen.

```
SYNCI offset(base)
SYNC
JR.HB
NOP
```

# 2.8.3 Eliminating Hazards

The Spacing column shown in Table 2.7 and Table 2.8 indicates the number of unrelated instructions (such as NOPs or SSNOPs) that, prior to the capabilities of Release 2, would need to be placed between the producer and consumer of the hazard in order to ensure that the effects of the first instruction are seen by the second instruction. Entries in the table that are listed as 0 are traditional MIPS hazards which are not hazards on the 34K core.

With the hazard elimination instructions available in Release 2, the preferred method to eliminate hazards is to place one of the instructions listed in Table 2.9 between the producer and consumer of the hazard. Execution hazards can be removed by using the EHB, JALR.HB, or JR.HB instructions. Instruction hazards can be removed by using the JALR.HB or JR.HB instructions with the SYNCI instruction.

# 2.9 Instruction Rollback And Its Implications

As described earlier (and listed out in Table 2.5), the 34K core has the capability to rollback certain instructions when a TC is stalled so as to unstall the shared pipeline and allow other TCs to make forward progress. Flushing back a dependent instruction on a load miss is a good example of this. Another example is a I-side cacheop being rolled back if the fetch unit is already processing another cacheop.

However, instruction rollbacks associated with dependency stalls on shared resources (like cacheops) can have some interesting side effects. As an example, if two TCs are executing cacheops (lets say TC0 and TC2) and a TC in the middle (TC1) is executing other instructions and hitting out of the cache, in a pathological case, it is possible that TC0's cacheops will keep getting rolled back and TC2's cacheops will complete. However, the processor is not dead-locked or livelocked and is making forward progress on other TCs. In such situations, it is possible to see temporary starvation of a TC.

Pipeline of the 34K<sup>™</sup> Core

Chapter 3

# Floating-Point Unit of the 34Kf<sup>™</sup> Core

This chapter describes the MIPS64® Floating-Point Unit (FPU) included in the 34Kf core. This chapter contains the following sections:

- Section 3.1 "Features Overview"
- Section 3.2 "Enabling the Floating-Point Coprocessor"
- Section 3.3 "Data Formats"
- Section 3.4 "Floating-Point General Registers"
- Section 3.5 "Floating-Point Control Registers"
- Section 3.6 "Instruction Overview"
- Section 3.7 "Exceptions"
- Section 3.8 "Pipeline and Performance"

# 3.1 Features Overview

The FPU is provided via Coprocessor 1. Together with its dedicated system software, the FPU fully complies with the ANSI/IEEE Standard 754-1985, *IEEE Standard for Binary Floating-Point Arithmetic*. The MIPS architecture supports the recommendations of IEEE Standard 754, and the coprocessor implements a precise exception model. The key features of the FPU are listed below:

- Full 64-bit operation is implemented in both the register file and functional units.
- A 32-bit Floating-Point Control Register controls the operation of the FPU, and monitors condition codes and exception conditions.
- Like the main processor core, Coprocessor 1 is programmed and operated using a Load/Store instruction set. The processor core communicates with Coprocessor 1 using a dedicated coprocessor interface. The FPU functions as an autonomous unit. The hardware is completely interlocked such that, when writing software, the programmer does not have to worry about inserting delay slots after loads and between dependent instructions.
- Additional arithmetic operations not specified by IEEE Standard 754 (for example, reciprocal and reciprocal square root) are specified by the MIPS architecture and are implemented by the FPU. In order to achieve low latency counts, these instructions satisfy more relaxed precision requirements.
- The MIPS architecture further specifies compound multiply-add instructions. These instructions meet the IEEE accuracy specification where the result is numerically identical to an equivalent computation using multiply, add, subtract, or negate instructions.

Figure 3.1 depicts a block diagram of the FPU.




Figure 3.1 FPU Block Diagram

The MIPS architecture is designed such that a combination of hardware and software can be used to implement the architecture. The 34K core FPU can operate on numbers within a specific range (in general, the IEEE normalized numbers), but it relies on a software handler to operate on numbers not handled by the FPU hardware (in general, the IEEE denormalized numbers). Supported number ranges for different instructions are described later in this chapter. A fast Flush To Zero mode is provided to optimize performance for cases where IEEE denormalized operands and results are not supported by hardware. The fast Flush to Zero mode is enabled through the CP1 *FCSR* register; use of this mode is recommended for best performance.

# 3.1.1 IEEE Standard 754

The IEEE Standard 754-1985, *IEEE Standard for Binary Floating-Point Arithmetic*, is referred to in this chapter as "IEEE Standard 754". IEEE Standard 754 defines the following:

- Floating-point data types
- The basic arithmetic, comparison, and conversion operations
- A computational model

IEEE Standard 754 does not define specific processing resources nor does it define an instruction set.

For more information about this standard, see the IEEE web page at http://stdsbbs.ieee.org/.

# 3.2 Enabling the Floating-Point Coprocessor

The floating-point unit on the 34K family of cores has only one set of registers, so it may only be used by one TC at any given time, by setting the TCU1 bit in the *TCStatus* register of that TC. It is the operating system's responsibility to make sure that only one TC owns the Floating-Point coprocessor as described above. Any attempt to execute a floating-point instruction by a TC that does not own the Floating-Point Coprocessor, causes a Coprocessor Unusable exception.

# 3.3 Data Formats

The FPU provides both floating-point and fixed-point data types, which are described below:

- The single- and double-precision floating-point data types are those specified by IEEE Standard 754.
- The fixed-point types are signed integers provided by the CPU architecture.

# 3.3.1 Floating-Point Formats

The FPU provides the following two floating-point formats:

- a 32-bit single-precision floating point (type S, shown in Figure 3.2)
- a 64-bit double-precision floating point (type D, shown in Figure 3.3)

The floating-point data types represent numeric values as well as the following special entities:

- Two infinities,  $+\infty$  and  $-\infty$
- Signaling non-numbers (SNaNs)
- Quiet non-numbers (QNaNs)
- Numbers of the form:  $(-1)^{s} 2^{E} b_{0} \cdot b_{1} b_{2} \cdot \cdot b_{p-1}$ , where:
  - s = 0 or 1
  - E = any integer between E\_min and E\_max, inclusive
  - $b_i = 0$  or 1 (the high bit,  $b_0$ , is to the left of the binary point)
  - p is the signed-magnitude precision

The single and double floating-point data types are composed of three fields—sign, exponent, fraction—whose sizes are listed in Table 3.1.

Parameter	Single	Double
Bits of mantissa precision, p	24	53
Maximum exponent, E_max	+127	+1023
Minimum exponent, E_min	-126	-1022
Exponent bias	+127	+1023
Bits in exponent field, e	8	11
Representation of $b_0$ integer bit	hidden	hidden
Bits in fraction field, $f$	23	52
Total format width in bits	32	64

#### Table 3.1 Parameters of Floating-Point Data Types

Parameter	Single	Double
Magnitude of largest representable number	3.4028234664e+38	1.7976931349e+308
Magnitude of smallest normalized representable number	1.1754943508e-38	2.2250738585e-308

#### **Table 3.1 Parameters of Floating-Point Data Types**

Layouts of these three fields are shown in Figure 3.2 and Figure 3.3 below. The fields are:

- 1-bit sign, s
- Biased exponent, e = E + bias
- Binary fraction,  $f=.b_1 b_2..b_{p-1}$  (the b0 bit is hidden; it is not recorded)

#### Figure 3.2 Single-Precision Floating-Point Format (S)



#### Figure 3.3 Double-Precision Floating-Point Format (D)

63	62 52	51 0
S	Exponent	Fraction
1	11	52

Values are encoded in the specified format using the unbiased exponent, fraction, and sign values listed in Table 3.2. The high-order bit of the Fraction field, identified as  $b_1$ , is also important for NaNs.

Table 3.2 Value	of Single or Double	<b>Floating-Point Data</b>	Type Encoding

Unbiased E	f	s	b <sub>1</sub>	Value V	Type of Value	Typical Single Bit Pattern <sup>1</sup>	Typical Double Bit Pattern <sup>a</sup>
$E_max + 1$	≠0		1	SNaN	Signaling NaN	0x7fffffff	0x7fffffff fffffff
			0	QNaN	Quiet NaN	0x7fbfffff	0x7ff7ffff fffffff
$E_max + 1$	0	1		- ∞	Minus infinity	0xff800000	0xfff00000 00000000
		0		+ ∞	Plus infinity	0x7f800000	0x7ff00000 00000000
E_max to E_min		1		$(2^E)(1.f)$	Negative normalized num- ber	0x80800000 through 0xff7ffff	0x80100000 00000000 through 0xffefffff fffffff
		0		$+ (2^{E})(1.f)$	Positive normalized number	0x00800000 through 0x7f7fffff	0x00100000 00000000 through 0x7fefffff fffffff
<i>E_min</i> -1	≠0	1		- $(2^{E_{min}})(0.f)$	Negative denormalized number	0x807fffff	0x800fffff ffffffff
		0		+ $(2^{E_min})(0.f)$	Positive denormalized num- ber	0x007fffff	0x00ffffff ffffffff
<i>E_min</i> -1	0	1		- 0	Negative zero	0x80000000	0x8000000 00000000
		0		+ 0	positive zero	0x0000000	0x0000000 00000000

1. The "Typical" nature of the bit patterns for the NaN and denormalized values reflects the fact that the sign might have either value (NaN) and that the fraction field might have any non-zero value (both). As such, the bit patterns shown are one value in a class of potential values that represent these special values.

## 3.3.1.1 Normalized and Denormalized Numbers

For single and double data types, each representable nonzero numerical value has just one encoding; numbers are kept in normalized form. The high-order bit of the p-bit mantissa, which lies to the left of the binary point, is "hidden," and not recorded in the *Fraction* field. The encoding rules permit the value of this bit to be determined by looking at the value of the exponent. When the unbiased exponent is in the range  $E_{min}$  to  $E_{max}$ , inclusive, the number is normalized and the hidden bit must be 1. If the numeric value cannot be normalized because the exponent would be less than  $E_{min}$ , then the representation is denormalized, the encoded number has an exponent of  $E_{min} - 1$ , and the hidden bit has the value 0. Plus and minus zero are special cases that are not regarded as denormalized values.

#### 3.3.1.2 Reserved Operand Values—Infinity and NaN

A floating-point operation can signal IEEE exception conditions, such as those caused by uninitialized variables, violations of mathematical rules, or results that cannot be represented. If a program does not trap IEEE exception conditions, a computation that encounters any of these conditions proceeds without trapping but generates a result indicating that an exceptional condition arose during the computation. To permit this case, each floating-point format defines representations (listed in Table 3.2) for plus infinity (+ $\infty$ ), minus infinity (- $\infty$ ), quiet non-numbers (QNaN), and signaling non-numbers (SNaN).

## 3.3.1.3 Infinity and Beyond

Infinity represents a number with magnitude too large to be represented in the given format; it represents a magnitude overflow during a computation. A correctly signed  $\infty$  is generated as the default result in division by zero operations and some cases of overflow as described in Section 3.7.2 "Exception Conditions".

Once created as a default result,  $\infty$  can become an operand in a subsequent operation. The infinities are interpreted such that  $-\infty <$  (every finite number)  $< +\infty$ . Arithmetic with  $\infty$  is the limiting case of real arithmetic with operands of arbitrarily large magnitude, when such limits exist. In these cases, arithmetic on  $\infty$  is regarded as exact, and exception conditions do not arise. The out-of-range indication represented by  $\infty$  is propagated through subsequent computations. For some cases, there is no meaningful limiting case in real arithmetic for operands of  $\infty$ . These cases raise the Invalid Operation exception condition as described in Section 3.7.2.1 "Invalid Operation Exception".

#### 3.3.1.4 Signalling Non-Number (SNaN)

SNaN operands cause an Invalid Operation exception for arithmetic operations. SNaNs are useful values to put in uninitialized variables. An SNaN is never produced as a result value.

IEEE Standard 754 states that "Whether copying a signaling NaN without a change of format signals the Invalid Operation exception is the implementor's option." The MIPS architecture makes the formatted operand move instructions (MOV.fmt, MOVT.fmt, MOVF.fmt, MOVN.fmt, MOVZ.fmt) non-arithmetic; they do not signal IEEE 754 exceptions.

#### 3.3.1.5 Quiet Non-Number (QNaN)

QNaNs provide retrospective diagnostic information inherited from invalid or unavailable data and results. Propagation of the diagnostic information requires information contained in a QNaN to be preserved through arithmetic operations and floating-point format conversions. QNaN operands do not cause arithmetic operations to signal an exception. When a floating-point result is to be delivered, a QNaN operand causes an arithmetic operation to supply a QNaN result. When possible, this QNaN result is one<sup>1</sup> of the operand QNaN values. QNaNs do have effects similar to SNaNs on operations that do not deliver a floating-point result—specifically, comparisons. (For more information, see the detailed description of the floating-point compare instruction, C.cond.fmt.).

When certain invalid operations not involving QNaN operands are performed but do not trap (because the trap is not enabled), a new QNaN value is created. Table 3.3 shows the QNaN value generated when no input operand QNaN value can be copied. The values listed for the fixed-point formats are the values supplied to satisfy IEEE Standard 754 when a QNaN or infinite floating-point value is converted to fixed point. There is no other feature of the architecture that detects or makes use of these "integer QNaN" values.

Format	New QNaN value
Single floating point	0x7fbf ffff
Double floating point	0x7ff7 ffff ffff ffff
Word fixed point	0x7fff ffff
Longword fixed point	0x7fff ffff ffff ffff


Table 3.3 Value Supplied When a New Quiet NaN is Created
--

# **3.3.2 Fixed-Point Formats**

The FPU provides two fixed-point data types:

- a 32-bit Word fixed point (type W), shown in Figure 3.4
- a 64-bit Longword fixed point (type L), shown in Figure 3.5

The fixed-point values are held in 2's complement format, which is used for signed integers in the CPU. Unsigned fixed-point data types are not provided by the architecture; application software can synthesize computations for unsigned integers from the existing instructions and data types.



#### Figure 3.5 Longword Fixed-Point Format (L)

63	0
Integer	
64	

1. In case of one or more QNaN operands, a QNaN is propagated from one of the operands according to the following priority: 1: fs, 2: ft, 3: fr.

# 3.4 Floating-Point General Registers

This section describes the organization and use of the Floating-Point general Registers (FPRs). The FPU is a 64b FPU, but a 32b register mode for backwards compatibility is also supported. The FR bit in the CPO *Status* register determines which mode is selected:

- When the FR bit is a 1, the 64b register model is selected, which defines 32 64-bit registers with all formats supported in a register.
- When the FR bit is a 0, the 32b register model is selected, which defines 32 32-bit registers with D-format values stored in even-odd pairs of registers; thus the register file can also be viewed as having 16 64-bit registers.

These registers transfer binary data between the FPU and the system, and are also used to hold formatted FPU operand values.

# 3.4.1 FPRs and Formatted Operand Layout

FPU instructions that operate on formatted operand values specify the Floating-Point Register (FPR) that holds the value. Operands that are only 32 bits wide (*W* and *S* formats) use only half the space in an FPR.

Figure 3.6 and Figure 3.7 show the FPR organization and the way that operand data is stored in them.

#### Figure 3.6 Single Floating-Point or Word Fixed-Point Operand in an FPR

	63 32	2 31 0
Reg 0	Undefined/Unused	Data Word

#### Figure 3.7 Double Floating-Point or Longword Fixed-Point Operand in an FPR

	63	0
Reg 0	Data Doubleword/Longword	

# 3.4.2 Formats of Values Used in FP Registers

Unlike the CPU, the FPU neither interprets the binary encoding of source operands nor produces a binary encoding of results for every operation. The value held in a floating-point operand register (FPR) has a format, or type, and it can be used only by instructions that operate on that format. The format of a value is either *uninterpreted*, *unknown*, or one of the valid numeric formats: *single* or *double* floating point, and *word* or *long* fixed point.

The value in an FPR is always set when a value is written to the register as follows:

- When a data transfer instruction writes binary data into an FPR (a load), the FPR receives a binary value that is *uninterpreted*.
- A computational or FP register move instruction that produces a result of type *fmt* puts a value of type *fmt* into the result register.

When an FPR with an *uninterpreted* value is used as a source operand by an instruction that requires a value of format *fmt*, the binary contents are interpreted as an encoded value in format *fmt*, and the value in the FPR changes to a value of format *fmt*. The binary contents cannot be reinterpreted in a different format.

If an FPR contains a value of format *fmt*, a computational instruction must not use the FPR as a source operand of a different format. If this case occurs, the value in the register becomes *unknown*, and the result of the instruction is also a value that is *unknown*. Using an FPR containing an *unknown* value as a source operand produces a result that has an *unknown* value.

The format of the value in the FPR is unchanged when it is read by a data transfer instruction (a store). A data transfer instruction produces a binary encoding of the value contained in the FPR. If the value in the FPR is *unknown*, the encoded binary value produced by the operation is not defined.

The state diagram in Figure 3.8 illustrates the manner in which the formatted value in an FPR is set and changed.





Figure 3.8 Effect of FPU Operations on the Format of Values Held in FPRs

# 3.4.3 Binary Data Transfers (32-Bit and 64-Bit)

The data transfer instructions move words and doublewords between the FPU FPRs and the remainder of the system. The operations of the word and doubleword load and move-to instructions are shown in Figure 3.9 and Figure 3.10, respectively.

The store and move-from instructions operate in reverse, reading data from the location that the corresponding load or move-to instruction had written.





# 3.5 Floating-Point Control Registers

The FPU Control Registers (FCRs) identify and control the FPU. The five FPU control registers are 32 bits wide: *FIR, FCCR, FEXR, FENR, FCSR*. Three of these registers, *FCCR, FEXR, and FENR, select subsets of the float-ing-point Control/Status register, the FCSR*. These registers are also denoted Coprocessor 1 (CP1) control registers.

CP1 control registers are summarized in Table 3.4 and are described individually in the following subsections of this chapter. Each register's description includes the read/write properties and the reset state of each field.

Register Number Register Name		Function
0	FIR	Floating-Point Implementation register. Contains information that identifies the FPU.
25	FCCR	Floating-Point Condition Codes register.
26	FEXR	Floating-Point Exceptions register.
28	FENR	Floating-Point Enables register.
31	FCSR	Floating-Point Control and Status register.

Table 3.4 Coprocessor 1 Register Summary

Table 3.5 defines the notation used for the read/write properties of the register bit fields.

#### **Table 3.5 Read/Write Properties**

Read/Write Notation	Hardware Interpretation	Software Interpretation		
R/W	hardware reads. If the reset state of this field is "Undefined," either sof	table by software and potentially by hardware. e by software reads. Software updates of this field are visible by ed," either software or hardware must initialize the value before the is definition should not be confused with the formal definition of		
R	This field is either static or is updated only by hard- ware. If the Reset State of this field is either "0" or "Pre- set", hardware initializes this field to zero or to the appropriate state, respectively, on powerup. If the Reset State of this field is "Undefined", hard- ware updates this field only under those conditions specified in the description of the field.	A field to which the value written by software is ignored by hardware. Software may write any value to this field without affecting hardware behavior. Software reads of this field return the last value updated by hardware. If the Reset State of this field is "Undefined," soft- ware reads of this field result in an UNPREDICT- ABLE value except after a hardware update done under the conditions specified in the description of the field.		
0	Hardware does not update this field. Hardware can assume a zero value.	The value software writes to this field must be zero. Software writes of non-zero values to this field might result in UNDEFINED behavior of the hardware. Software reads of this field return zero as long as all previous software writes are zero. If the Reset State of this field is "Undefined," soft- ware must write this field with zero before it is guar- anteed to read as zero.		

# 3.5.1 Floating-Point Implementation Register (FIR, CP1 Control Register 0)

The Floating-Point Implementation Register (*FIR*) is a 32-bit read-only register that contains information identifying the capabilities of the FPU, the Floating-Point processor identification, and the revision level of the FPU. Figure 3.11 shows the format of the *FIR*; Table 3.6 describes the *FIR* bit fields.



Fie	lds		Read /	
Name	Bits	Description	Write	Reset State
FC	24	Indicates that full convert ranges are implemented: 0: Full convert ranges not implemented 1: Full convert ranges implemented This bit is always 1 to indicate that full convert ranges are implemented. This means that all numbers can be con- verted to another type by the FPU (If FS bit in FCSR is not set Unimplemented Operation exception can still happen on denormal operands though).	R	1
F64	22	Indicates that this is a 64-bit FPU: 0: Not a 64-bit FPU 1: A 64-bit FPU. This bit is always 1 to indicate that this is a 64-bit FPU.	R	1
L	21	Indicates that the long fixed point (L) data type and instructions are implemented: 0: Long type not implemented 1: Long implemented This bit is always 1 to indicate that long fixed point data types are implemented.	R	1
W	20	Indicates that the word fixed point (W) data type and instructions are implemented: 0: Word type not implemented 1: Word implemented This bit is always 1 to indicate that word fixed point data types are implemented.	R	1
3D	19	Indicates that the MIPS-3D ASE is implemented: 0: MIPS-3D not implemented 1: MIPS-3D implemented This bit is always 0 to indicate that MIPS-3D is not imple- mented.	R	0
PS	18	Indicates that the paired-single (PS) floating-point data type and instructions are implemented: 0: PS floating-point not implemented 1: PS floating-point implemented This bit is always 0 to indicate that paired-single float- ing-point data types are not implemented.	R	0

## **Table 3.6 FIR Bit Field Descriptions**

Fields			Read /	
Name	Bits	Description	Write	Reset State
D	17	Indicates that the double-precision (D) floating-point data type and instructions are implemented: 0: D floating-point not implemented 1: D floating-point implemented This bit is always 1 to indicate that double-precision float- ing-point data types are implemented.	R	1
S	16	Indicates that the single-precision (S) floating-point data type and instructions are implemented: 0: S floating-point not implemented 1: S floating-point implemented This bit is always 1 to indicate that single-precision float- ing-point data types are implemented.	R	1
Processor ID	15:8	Identifies the floating-point processor. This value matches the corresponding field of the CP0 PRId register.	R	0x93
Revision	7:0	Specifies the revision number of the FPU. This field allows software to distinguish between one revision and another of the same floating-point processor type. This value matches the corresponding field of the CP0 PRId register.	R	Hardwired
0	31:25, 23	These bits must be written as zeros; they return zeros on reads.	0	0

## Table 3.6 FIR Bit Field Descriptions

# 3.5.2 Floating-Point Condition Codes Register (FCCR, CP1 Control Register 25)

The Floating-Point Condition Codes Register (*FCCR*) is an alternative way to read and write the floating-point condition code values that also appear in the *FCSR*. Unlike the *FCSR*, all eight FCC bits are contiguous in the *FCCR*. Figure 3.12 shows the format of the *FCCR*; Table 3.7 describes the *FCCR* bit fields.

#### Figure 3.12 FCCR Format

31	8	7 0
	0	FCC

## Table 3.7 FCCR Bit Field Descriptions

Fields			Read /	
Name	Bits	Description	Write	Reset State
FCC	7:0	Floating-point condition code. Refer to the description of this field in Section 3.5.5 "Floating-Point Control and Status Register (FCSR, CP1 Control Register 31)".	R/W	Undefined
0	31:8	These bits must be written as zeros; they return zeros on reads.	0	0

## 3.5.3 Floating-Point Exceptions Register (FEXR, CP1 Control Register 26)

The Floating-Point Exceptions Register (*FEXR*) is an alternative way to read and write the Cause and Flags fields that also appear in the *FCSR*. Figure 3.13 shows the format of the *FEXR*; Table 3.8 describes the *FEXR* bit fields.

		Figure 3	3.13	5 F	EX	ĸ	FOI	rma	at									
31		18	17	16 <sup>-</sup>	15	14	13	12	11		7	6	5	4	3	2	1	0
	0			(	Cau	ise				0			I	Flag	s		(	)
			E	V	Z	0	U	Ι				V	Z	0	U	Ι		

## Figure 3.13 FEXR Format

#### Table 3.8 FEXR Bit Field Descriptions

Fie	lds		Read /	
Name	Bits	Description	Write	Reset State
Cause	17:12	Cause bits. Refer to the description of this field in Section 3.5.5, "Floating-Point Control and Status Register (FCSR, CP1 Control Register 31)".	R/W	Undefined
Flags	6:2	Flag bits. Refer to the description of this field in Section 3.5.5 "Floating-Point Control and Status Register (FCSR, CP1 Control Register 31)".	R/W	Undefined
0	31:18, 11:7, 1:0	These bits must be written as zeros; they return zeros on reads.	0	0

## 3.5.4 Floating-Point Enables Register (FENR, CP1 Control Register 28)

The Floating-Point Enables Register (*FENR*) is an alternative way to read and write the Enables, FS, and RM fields that also appear in the *FCSR*. Figure 3.14 shows the format of the *FENR*; Table 3.9 describes the *FENR* bit fields.

#### Figure 3.14 FENR Format

 31
 30
 29
 28
 27
 26
 25
 24
 23
 22
 21
 20
 19
 18
 17
 16
 15
 14
 13
 12
 11
 10
 9
 8
 7
 6
 5
 4
 3
 2
 1
 0

 Enables
 0
 FS
 RM

 V
 Z
 O
 U
 I

#### **Table 3.9 FENR Bit Field Descriptions**

Fields			Read /		
Name	Bits	Write	Reset State		
Enables	11:7	Enable bits. Refer to the description of this field in Section 3.5.5 "Floating-Point Control and Status Register (FCSR, CP1 Control Register 31)".	R/W	Undefined	

Fie	lds		Read /	
Name	Bits	Description	Write	Reset State
FS	2	Flush to Zero bit. Refer to the description of this field in Section 3.5.5, "Floating-Point Control and Status Register (FCSR, CP1 Control Register 31)".	R/W	Undefined
RM	1:0	Rounding mode. Refer to the description of this field in Section 3.5.5, "Floating-Point Control and Status Register (FCSR, CP1 Control Register 31)".	R/W	Undefined
0	31:12, 6:3	These bits must be written as zeros; they return zeros on reads.	0	0

#### Table 3.9 FENR Bit Field Descriptions

## 3.5.5 Floating-Point Control and Status Register (FCSR, CP1 Control Register 31)

The 32-bit Floating-Point Control and Status Register (*FCSR*) controls the operation of the FPU and shows the following status information:

- selects the default rounding mode for FPU arithmetic operations
- selectively enables traps of FPU exception conditions
- controls some denormalized number handling options
- reports any IEEE exceptions that arose during the most recently executed instruction
- reports any IEEE exceptions that cumulatively arose in completed instructions
- indicates the condition code result of FP compare instructions

Access to the *FCSR* is not privileged; it can be read or written by any program that has access to the FPU (via the coprocessor enables in the *Status* register). Figure 3.15 shows the format of the *FCSR*; Table 3.10 describes the *FCSR* bit fields.

											•	.90						••••													
31							25	24	23	22	21	20	1	8 17					12	11				7	6				2	1 0	
			F	FCC	ŗ			FS	FCC	FO	FN		0			Ca	use				Eı	nabl	es			F	Flag	s		RM	]
7	6	4	5	4	3	2	1		0					E	V	Z	0	U	Ι	v	Ζ	0	U	Ι	V	Z	0	U	Ι		-

#### Figure 3.15 FCSR Format

Fie	elds		Read /	
Name	Bit	Description	Write	Reset State
FCC	31:25, 23	Floating-point condition codes. These bits record the result of floating-point compares and are tested for float- ing-point conditional branches and conditional moves. The FCC bit to use is specified in the compare, branch, or conditional move instruction. For backward compatibility with previous MIPS ISAs, the FCC bits are separated into two non-contiguous fields.	R/W	Undefined
FS	24	Flush to Zero (FS). Refer to Section 3.5.6 "Operation of the FS/FO/FN Bits" for more details on this bit.	R/W	Undefined
FO	22	Flush Override (FO). Refer to Section 3.5.6 "Operation of the FS/FO/FN Bits" for more details on this bit.	R/W	Undefined
FN	21	Flush to Nearest (FN). Refer to Section 3.5.6 "Operation of the FS/FO/FN Bits" for more details on this bit.	R/W	Undefined
Cause	17:12	Cause bits. These bits indicate the exception conditions that arise during execution of an FPU arithmetic instruc- tion. A bit is set to 1 when the corresponding exception condition arises during the execution of an instruction; otherwise, it is cleared to 0. By reading the registers, the exception condition caused by the preceding FPU arith- metic instruction can be determined. Refer to Table 3.11 for the meaning of each cause bit.	R/W	Undefined
Enables	11:7	Enable bits. These bits control whether or not a trap is taken when an IEEE exception condition occurs for any of the five conditions. The trap occurs when both an enable bit and its corresponding cause bit are set either during an FPU arithmetic operation or by moving a value to the <i>FCSR</i> or one of its alternative representations. Note that Cause bit E (CauseE) has no corresponding enable bit; the MIPS architecture defines non-IEEE Unimplemented Operation exceptions as always enabled. Refer to Table 3.11 for the meaning of each enable bit.	R/W	Undefined
Flags	6:2	Flag bits. This field shows any exception conditions that have occurred for completed instructions since the flag was last reset by software. When an FPU arithmetic operation raises an IEEE excep- tion condition that does not result in a Floating-Point Exception (the enable bit was off), the corresponding bit(s) in the Flags field are set, while the others remain unchanged. Arithmetic operations that result in a Float- ing-Point Exception (the enable bit was on) do not update the Flags field. Hardware never resets this field; software must explicitly reset this field. Refer to Table 3.11 for the meaning of each flag bit.	R/W	Undefined

## Table 3.10 FCSR Bit Field Descriptions

Fie	elds		Read /	
Name	Bit	Description	Write	Reset State
RM	1:0	Rounding mode. This field indicates the rounding mode used for most floating-point operations (some operations use a specific rounding mode). Refer to Table 3.12 for the encoding of this field.	R/W	Undefined
0	20:18	These bits must be written as zeros; they return zeros on reads.	0	0

#### Table 3.10 FCSR Bit Field Descriptions (Continued)

#### Table 3.11 Cause, Enables, and Flags Definitions

Bit Name	Bit Meaning
E	Unimplemented Operation (this bit exists only in the Cause field).
V	Invalid Operations
Z	Divide by Zero
0	Overflow
U	Underflow
Ι	Inexact

#### Table 3.12 Rounding Mode Definitions

RM Field Encoding	Meaning
0	RN - Round to Nearest Rounds the result to the nearest representable value. When two representable values are equally near, the result is rounded to the value whose least significant bit is zero (even).
1	RZ - Round Toward Zero Rounds the result to the value closest to but not greater in magnitude than the result.
2	RP - Round Towards Plus Infinity Rounds the result to the value closest to but not less than the result.
3	RM - Round Towards Minus Infinity Rounds the result to the value closest to but not greater than the result.

## 3.5.6 Operation of the FS/FO/FN Bits

The FS, FO, and FN bits in the CP1 *FCSR* register control handling of denormalized operands and *tiny* results (i.e. nonzero result between  $\pm 2^{E_{-}min}$ ), whereby the FPU can handle these cases right away instead of relying on the much slower software handler. The trade-off is a loss of IEEE compliance and accuracy (except for use of the FO bit), because a minimal normalized or zero result is provided by the FPU instead of the more accurate denormalized result that a software handler would give. The benefit is a significantly improved performance and precision.

Use of the FS, FO, and FN bits affects handling of denormalized floating-point numbers and tiny results for the instructions listed below:

FS and FN bit:	ADD, CEIL, CVT, DIV, FLOOR, MADD, MSUB, MUL, NMADD, NMSUB, RECIP, ROUND,
	RSQRT, SQRT, TRUNC, SUB, ABS, C.cond, and $NEG^1$

FO bit: MADD, MSUB, NMADD, and NMSUB

1. For ABS, C.cond, and NEG, denormal input operands or tiny results doe not result in Unimplemented exceptions when FS = 0. Flushing to zero nonetheless is implemented when FS = 1 such that these operations return the same result as an equivalent sequence of arithmetic FPU operations.

Instructions not listed above do not cause Unimplemented Operation exceptions on denormalized numbers in operands or results.

Figure 3.16 depicts how the FS, FO, and FN bits control handling of denormalized numbers. For instructions that are not multiply or add types (such as DIV), only the FS and FN bits apply.




Figure 3.16 FS/FO/FN Bits Influence on Multiply and Addition Results

#### 3.5.6.1 Flush To Zero Bit

When the Flush To Zero (FS) bit is set, denormal input operands are flushed to zero. Tiny results are flushed to either zero or the applied format's smallest normalized number (MinNorm) depending on the rounding mode settings. Table 3.13 lists the flushing behavior for tiny results.

Rounding Mode	Negative Tiny Result	Positive Tiny Result
RN (RM=0)	-0	+0
RZ(RM=1)	-0	+0
RP (RM=2)	-0	+MinNorm
RM (RM=3)	-MinNorm	+0

Table 3.13 Zero Flushing for Tiny Results

The flushing of results is based on an intermediate result computed by rounding the mantissa using an unbounded exponent range; that is, tiny numbers are not *normalized* into the supported exponent range by shifting in leading zeros prior to rounding.

Handling of denormalized operand values and tiny results depends on the FS bit setting as shown in Table 3.14.

#### Table 3.14 Handling of Denormalized Operand Values and Tiny Results Based on FS Bit Setting

FS Bit Handling of Denormalized Operand Values					
0	An Unimplemented Operation exception is taken.				

FS Bit	Handling of Denormalized Operand Values
1	Instead of causing an Unimplemented Operation exception, operands are flushed to zero, and tiny results are forced to zero or MinNorm.

#### Table 3.14 Handling of Denormalized Operand Values and Tiny Results Based on FS Bit Setting

#### 3.5.6.2 Flush Override Bit

When the Flush Override (FO) bit is set, a tiny intermediate result of any multiply-add type instruction is not flushed according to the FS bit. The intermediate result is maintained in an internal normalized format to improve accuracy. FO only applies to the intermediate result of a multiply-add type instruction.

Handling of tiny intermediate results depends on the FO and FS bits as shown in Table 3.15.


FO Bit	FS Bit	Handling of Tiny Result Values
0	0	An Unimplemented Operation exception is taken.
0	1	The intermediate result is forced to the value that would have been delivered for an untrapped underflow (see Table 3.32) instead of causing an Unimplemented Operation exception.
1	Don't care	The intermediate result is kept in an internal format, which can be perceived as having the usual mantissa precision but with unlimited exponent precision and without forcing to a specific value or taking an exception.

Table 3.15 Handling of Tiny Intermediate Result Based on the FO and FS Bit Settings

#### 3.5.6.3 Flush to Nearest

When the Flush to Nearest (FN) bit is set and the rounding mode is Round to Nearest (RN), a tiny final result is flushed to zero or MinNorm. If a tiny number is strictly below MinNorm/2, the result is flushed to zero; otherwise, it is flushed to MinNorm (see Figure 3.17). The flushed result has the same sign as the result prior to flushing. Note that the FN bit takes precedence over the FS bit.

#### Figure 3.17 Flushing to Nearest when Rounding Mode is Round to Nearest



For all rounding modes other than Round to Nearest (RN), setting the FN bit causes final results to be flushed to zero or MinNorm as if the FS bit was set.

Handling of tiny final results depends on the FN and FS bits as shown in Table 3.16.

Table 3.16 Handling of Tiny Final Result Based on FN and FS Bit Settings

FN Bit	FS Bit	Handling of Tiny Result Values
0	0	An Unimplemented Operation exception is taken.

FN Bit	FS Bit	Handling of Tiny Result Values
0	1	Final result is forced to the value that would have been delivered for an untrapped under- flow (see Table 3.32) rather than causing an Unimplemented Operation exception.
1	Don't care	Final result is rounded to either zero or $2^{E_{min}}$ (MinNorm), whichever is closest when in Round to Nearest (RN) rounding mode. For other rounding modes, a final result is given as if FS was set to 1.

#### Table 3.16 Handling of Tiny Final Result Based on FN and FS Bit Settings

#### 3.5.6.4 Recommended FS/FO/FN Settings

Table 3.17 summarizes the recommended FS/FO/FN settings.

FS Bit	FO Bit	FN Bit	Remarks
0	0	0	IEEE-compliant mode. Low performance on denormal operands and tiny results.
1	0	0	Regular embedded applications. High performance on denormal operands and tiny results.
1	1	1	Highest accuracy and performance configuration. <sup>1</sup>

Table 3.17 Recommended FS/FO/FN Settings

1. Note that in this mode, MADD might return a different result other than the equivalent MUL and ADD operation sequence.

## 3.5.7 FCSR Cause Bit Update Flow

#### 3.5.7.1 Exceptions Triggered by CTC1

Regardless of the targeted control register, the CTC1 instruction causes the Enables and Cause fields of the *FCSR* to be inspected in order to determine if an exception is to be thrown.

#### 3.5.7.2 Generic Flow

Computations are performed in two steps:

- 1. Compute rounded mantissa with unbound exponent range.
- 2. Flush to default result if the result from Step #1 above is overflow or tiny (no flushing happens on denorms for instructions supporting denorm results, such as MOV).

The Cause field is updated after each of these two steps. Any enabled exceptions detected in these two steps cause a trap, and no further updates to the Cause field are done by subsequent steps.

Step #1 can set cause bits I, U, O, Z, V, and E. E has priority over V; V has priority over Z; and Z has priority over U and O. Thus when E, V, or Z is set in Step #1, no other cause bits can be set. However, note that I and V both can be set if a denormal operand was flushed (FS = 1). I, U, and O can be set alone or in pairs (IU or IO). U and O never can be set simultaneously in Step #1. U and O are set if the computed unbounded exponent is outside the exponent range supported by the normalized IEEE format.

Step #2 can set I if a default result is generated.

#### 3.5.7.3 Multiply-Add Flow

For multiply-add type instructions, the computation is extended with two more steps:

- 1. Compute rounded mantissa with unbound exponent range for the multiply.
- 2. Flush to default result if the result from Step #1 is overflow or tiny (no flushing happens on tiny results if FO = 1).
- 3. Compute rounded mantissa with unbounded exponent range for the add.
- 4. Flush to default result if the result from Step #3 is overflow or tiny.

The Cause field is updated after each of these four steps. Any enabled exceptions detected in these four steps cause a trap, and no further updates to the Cause field are done by subsequent steps.

Step #1 and Step #3 can set a cause bit as described for Step #1 in Section 3.5.7.2 "Generic Flow".

Step #2 and Step #4 can set I if a default result is generated.

Although U and O can never both be set in Step #1 or Step #3, both U and O might be set after the multiply-add has executed in Step #3 because U might be set in Step #1 and O might be set in Step #3.

#### 3.5.7.4 Cause Update Flow for Input Operands

Denormal input operands to Step #1 or Step #3 always set Cause bit I when FS = 1. For example, SNaN+DeNorm set I (and V) provided that Step #3 was reached (in case of a multiply-add type instruction).

Conditions directly related to the input operand (for example, I/E set due to DeNorm, V set due to SNaN and QNaN propagation) are detected in the step where the operand is logically used. For example, for multiply-add type instructions, exceptional conditions caused by the input operand fr are detected in Step #3.

#### 3.5.7.5 Cause Update Flow for Unimplemented Operations

Note that Cause bit E is special; it clears any Cause updates done in previous steps. For example, if Step #3 caused E to be set, any I, U, or O Cause update done in Step #1 or Step #2 is cleared. Only E is set in the Cause field when an Unimplemented Operation trap is taken.

## 3.6 Instruction Overview

The functional groups into which the FPU instructions are divided are described in the following subsections:

- Section 3.6.1 "Data Transfer Instructions"
- Section 3.6.2 "Arithmetic Instructions"
- Section 3.6.3 "Conversion Instructions"
- Section 3.6.4 "Formatted Operand-Value Move Instructions"
- Section 3.6.5 "Conditional Branch Instructions"

• Section 3.6.6 "Miscellaneous Instructions"

The instructions are described in detail in Chapter 15, "34K<sup>TM</sup> Processor Core Instructions", including descriptions of supported formats (fmt).

## 3.6.1 Data Transfer Instructions

The FPU has two separate register sets: coprocessor general registers (FPRs) and coprocessor control registers (FCRs). The FPU has a load/store architecture; all computations are done on data held in coprocessor general registers. The control registers are used to control FPU operation. Data is transferred between registers and the rest of the system with dedicated load, store, and move instructions. The transferred data is treated as unformatted binary data; no format conversions are performed, and therefore no IEEE floating-point exceptions can occur.

Table 3.18 lists the supported transfer operations.

Transfer Direction			Data Transferred
FPU general register	$\leftrightarrow$	Memory	Word/doubleword load/store
FPU general register	$\leftrightarrow$	CPU general register	Word move
FPU control register	$\leftrightarrow$	CPU general register	Word move

#### 3.6.1.1 Data Alignment in Loads, Stores, and Moves

All coprocessor loads and stores operate on naturally aligned data items. An attempt to load or store to an address that is not naturally aligned for the data item causes an Address Error exception. Regardless of byte ordering (the endianness), the address of a word or doubleword is the smallest byte address in the object. For a big-endian machine, this is the most-significant byte; for a little-endian machine, this is the least-significant byte.

#### 3.6.1.2 Addressing Used in Data Transfer Instructions

The FPU has loads and stores using the same register+offset addressing as that used by the CPU. Moreover, for the FPU only, there are load and store instructions using *register+register* addressing.

Tables 3.19 through 3.20 list the FPU data transfer instructions.

Mnemonic	Instruction
LDC1	Load Doubleword to Floating Point
LWC1	Load Word to Floating Point
SDC1	Store Doubleword to Floating Point
SWC1	Store Word to Floating Point

Mnemonic	Instruction
CFC1	Move Control Word From Floating Point
CTC1	Move Control Word To Floating Point
MFC1	Move Word From Floating Point
MTC1	Move Word To Floating Point

#### Table 3.20 FPU Move To and From Instructions

### 3.6.2 Arithmetic Instructions

Arithmetic instructions operate on formatted data values. The results of most floating-point arithmetic operations meet IEEE Standard 754 for accuracy—a result is identical to an infinite-precision result that has been rounded to the specified format using the current rounding mode. The rounded result differs from the exact result by less than one Unit in the Least-significant Place (ULP).

In general, the arithmetic instructions take an Umimplemented Operation exception for denormalized numbers, except for the ABS, C, and NEG instructions, which can handle denormalized numbers. The FS, FO, and FN bits in the CP1 *FCSR* register can override this behavior as described in Section 3.5.6 "Operation of the FS/FO/FN Bits".

Table 3.21 lists the FPU IEEE compliant arithmetic operations.

Mnemonic	Instruction
ABS.fmt	Floating-Point Absolute Value
ADD.fmt	Floating-Point Add
C.cond.fmt	Floating-Point Compare
DIV.fmt	Floating-Point Divide
MUL.fmt	Floating-Point Multiply
NEG.fmt	Floating-Point Negate
SQRT.fmt	Floating-Point Square Root
SUB.fmt	Floating-Point Subtract

Table 3.21 FPU IEEE Arithmetic Operations

The two low latency operations, Reciprocal Approximation (RECIP) and Reciprocal Square Root Approximation (RSQRT), might be less accurate than the IEEE specification:

- The result of RECIP differs from the exact reciprocal by no more than one ULP.
- The result of RSQRT differs from the exact reciprocal square root by no more than two ULPs.

Table 3.22 lists the FPU-approximate arithmetic operations.

Mnemonic	Instruction
RECIP.fmt	Floating-Point Reciprocal Approximation

Mnemonic	Instruction
RSQRT.fmt	Floating-Point Reciprocal Square Root Approximation

Table 3.22 FPU-Approximate Arithmetic Operations (Continued)

Four compound-operation instructions perform variations of multiply-accumulate operations; that is, multiply two operands, accumulate the result to a third operand, and produce a result. These instructions are listed in Table 3.23. The product is rounded according to the current rounding mode prior to the accumulation. This model meets the IEEE accuracy specification; the result is numerically identical to an equivalent computation using multiply, add, subtract, or negate instructions.

Mnemonic	Instruction
MADD.fmt	Floating-Point Multiply Add
MSUB.fmt	Floating-Point Multiply Subtract
NMADD.fmt	Floating-Point Negative Multiply Add
NMSUB.fmt	Floating-Point Negative Multiply Subtract

## 3.6.3 Conversion Instructions

These instructions perform conversions between floating-point and fixed-point data types. Each instruction converts values from a number of operand formats to a particular result format. Some conversion instructions use the rounding mode specified in the Floating Control/Status register (*FCSR*), while others specify the rounding mode directly.

In general, the conversion instructions only take an Umimplemented Operation exception for denormalized numbers. The FS and FN bits in the CP1 *FCSR* register can override this behavior as described in Section 3.5.6 "Operation of the FS/FO/FN Bits".

Table 3.24 and Table 3.25 list the FPU conversion instructions according to their rounding mode.

Table 3.24 FPU Conversion Operations Using the FCSR Rounding Mode

Mnemonic	Instruction
CVT.D.fmt	Floating-Point Convert to Double Floating Point
CVT.L.fmt	Floating-Point Convert to Long Fixed Point
CVT.S.fmt	Floating-Point Convert to Single Floating Point
CVT.W.fmt	Floating-Point Convert to Word Fixed Point

#### Table 3.25 FPU Conversion Operations Using a Directed Rounding Mode

Mnemonic	Instruction
CEIL.L.fmt	Floating-Point Ceiling to Long Fixed Point
CEIL.W.fmt	Floating-Point Ceiling to Word Fixed Point
FLOOR.L.fmt	Floating-Point Floor to Long Fixed Point
FLOOR.W.fmt	Floating-Point Floor to Word Fixed Point
ROUND.L.fmt	Floating-Point Round to Long Fixed Point

Mnemonic	Instruction
ROUND.W.fmt	Floating-Point Round to Word Fixed Point
TRUNC.L.fmt	Floating-Point Truncate to Long Fixed Point
TRUNC.W.fmt	Floating-Point Truncate to Word Fixed Point

#### Table 3.25 FPU Conversion Operations Using a Directed Rounding Mode (Continued)

## 3.6.4 Formatted Operand-Value Move Instructions

These instructions move formatted operand values among FPU general registers. A particular operand type must be moved by the instruction that handles that type. There are three kinds of move instructions:

- Unconditional move
- Conditional move that tests an FPU true/false condition code
- Conditional move that tests a CPU general-purpose register against zero

Conditional move instructions operate in a way that might be unexpected. They always force the value in the destination register to become a value of the format specified in the instruction. If the destination register does not contain an operand of the specified format before the conditional move is executed, the contents become undefined. (For more information, see the individual descriptions of the conditional move instructions in the *MIPS32 Architecture Reference Manual, Volume II.*)

Table 3.26 through Table 3.28 list the formatted operand-value move instructions.

#### Table 3.26 FPU Formatted Operand Move Instruction

Mnemonic		Instruction
MOV.fmt	Floating-Point Move	

Table 3.27 FPU Conditional Move on	n True/False Instructions
------------------------------------	---------------------------

Mnemonic	Instruction
MOVF.fmt	Floating-Point Move Conditional on FP False
MOVT.fmt	Floating-Point Move Conditional on FP True

#### Table 3.28 FPU Conditional Move on Zero/Non-Zero Instructions

Mnemonic	Instruction
MOVN.fmt	Floating-Point Move Conditional on Nonzero
MOVZ.fmt	Floating-Point Move Conditional on Zero

## 3.6.5 Conditional Branch Instructions

The FPU has PC-relative conditional branch instructions that test condition codes set by FPU compare instructions (C.cond.fmt).

All branches have an architectural delay of one instruction. When a branch is taken, the instruction immediately following the branch instruction is said to be in the branch delay slot; it is executed before the branch to the target instruction takes place. Conditional branches come in two versions, depending upon how they handle an instruction in the delay slot when the branch is not taken and execution falls through:

- Branch instructions execute the instruction in the delay slot.
- Branch likely instructions do not execute the instruction in the delay slot if the branch is not taken (they are said to nullify the instruction in the delay slot).

# Although the Branch Likely instructions are included, software is strongly encouraged to avoid the use of the Branch Likely instructions, as they will be removed from a future revision of the MIPS Architecture.

The MIPS64 architecture defines eight condition codes for use in compare and branch instructions. For backward compatibility with previous revisions of the ISA, condition code bit 0 and condition code bits 1 through 7 are in discontinuous fields in the *FCSR*.

Table 3.29 lists the conditional branch (branch and branch likely) FPU instructions; Table 3.30 lists the deprecated conditional branch likely instructions.

Mnemonic	Instruction
BC1F	Branch on FP False
BC1T	Branch on FP True

#### **Table 3.29 FPU Conditional Branch Instructions**

Mnemonic Instruction		
BC1FL	Branch on FP False Likely	
BC1TL	Branch on FP True Likely	

## 3.6.6 Miscellaneous Instructions

The MIPS32 architecture defines various miscellaneous instructions that conditionally move one CPU general register to another, based on an FPU condition code.

Table 3.31 lists these conditional move instructions.

Mnemonic	Instruction			
MOVN	Move Conditional on FP False			
MOVZ	Move Conditional on FP True			

## 3.7 Exceptions

FPU exceptions are implemented in the MIPS FPU architecture with the Cause, Enables, and Flags fields of the *FCSR*. The flag bits implement IEEE exception status flags, and the cause and enable bits control exception trapping. Each field has a bit for each of the five IEEE exception conditions. The Cause field has an additional exception bit, Unimplemented Operation, used to trap for software emulation assistance. If an exception type is enabled through the Enables field of the *FCSR*, then the FPU is operating in precise exception mode for this type of exception.

## 3.7.1 Precise Exception Mode

In precise exception mode, a trap occurs before the instruction that causes the trap or any following instruction can complete and write its results. If desired, the software trap handler can resume execution of the interrupted instruction stream after handling the exception.

The Cause field reports per-bit instruction exception conditions. The cause bits are written during each floating-point arithmetic operation to show any exception conditions that arise during the operation. A cause bit is set to 1 if its corresponding exception condition arises; otherwise, it is cleared to 0.

A floating-point trap is generated any time both a cause bit and its corresponding enable bit are set. This case occurs either during the execution of a floating-point operation or when moving a value into the *FCSR*. There is no enable bit for Unimplemented Operations; this exception always generates a trap.

In a trap handler, exception conditions that arise during any trapped floating-point operations are reported in the Cause field. Before returning from a floating-point interrupt or exception, or before setting cause bits with a move to the *FCSR*, software first must clear the enabled cause bits by executing a move to the *FCSR* to prevent the trap from being erroneously retaken.

If a floating-point operation sets only non-enabled cause bits, no trap occurs and the default result defined by IEEE Standard 754 is stored (see Table 3.32). When a floating-point operation does not trap, the program can monitor the exception conditions by reading the Cause field.

The Flags field is a cumulative report of IEEE exception conditions that arise as instructions complete; instructions that trap do not update the flag bits. The flag bits are set to 1 if the corresponding IEEE exception is raised, otherwise the bits are unchanged. There is no flag bit for the MIPS Unimplemented Operation exception. The flag bits are never cleared as a side effect of floating-point operations, but they can be set or cleared by moving a new value into the *FCSR*.

## 3.7.2 Exception Conditions

The subsections below describe the following five exception conditions defined by IEEE Standard 754:

- Section 3.7.2.1 "Invalid Operation Exception"
- Section 3.7.2.2 "Division By Zero Exception"
- Section 3.7.2.3 "Underflow Exception"
- Section 3.7.2.4 "Overflow Exception"
- Section 3.7.2.5 "Inexact Exception"

Section 3.7.2.6 "Unimplemented Operation Exception" also describes a MIPS-specific exception condition, Unimplemented Operation Exception, that is used to signal a need for software emulation of an instruction. Normally an IEEE arithmetic operation can cause only one exception condition; the only case in which two exceptions can occur at the same time are Inexact With Overflow and Inexact With Underflow.

At the program's direction, an IEEE exception condition can either cause a trap or not cause a trap. IEEE Standard 754 specifies the result to be delivered in case no trap is taken. The FPU supplies these results whenever the exception condition does not result in a trap. The default action taken depends on the type of exception condition and, in the case of the Overflow and Underflow, the current rounding mode. Table 3.32 summarizes the default results.

Bit	Description	Default Action
V	Invalid Operation	Supplies a quiet NaN.
Z	Divide by zero	Supplies a properly signed infinity.
U	Underflow	<ul> <li>Depends on the rounding mode as shown below:</li> <li>0 (RN) and 1 (RZ): Supplies a zero with the sign of the exact result.</li> <li>2 (RP): For positive underflow values, supplies 2<sup>E_min</sup> (MinNorm). For negative underflow values, supplies a positive zero.</li> <li>3 (RM): For positive underflow values, supplies a negative zero. For negative underflow values, supplies a negative 2<sup>E_min</sup> (MinNorm).</li> <li>Note that this behavior is only valid if the <i>FCSR</i> <sub>FN</sub> bit is cleared.</li> </ul>
Ι	Inexact	Supplies a rounded result. If caused by an overflow without the overflow trap enabled, supplies the overflowed result. If caused by an underflow without the underflow trap enabled, supplies the underflowed result.
0	Overflow	Depends on the rounding mode, as shown below: 0 (RN): Supplies an infinity with the sign of the exact result. 1 (RZ): Supplies the format's largest finite number with the sign of the exact result. 2 (RP): For positive overflow values, supplies positive infinity. For negative overflow values, supplies the format's most negative finite number. 3 (RM): For positive overflow values, supplies the format's largest finite number. For negative overflow values, supplies the format's largest finite number. For negative overflow values, supplies minus infinity.

#### 3.7.2.1 Invalid Operation Exception

An Invalid Operation exception is signaled when one or both of the operands are invalid for the operation to be performed. When the exception condition occurs without a precise trap, the result is a quiet NaN.

The following operations are invalid:

- One or both operands are a signaling NaN (except for the non-arithmetic MOV.fmt, MOVT.fmt, MOVF.fmt, MOVT.fmt, and MOVZ.fmt instructions).
- Addition or subtraction: magnitude subtraction of infinities, such as  $(+\infty) + (-\infty)$  or  $(-\infty) (-\infty)$ .
- Multiplication:  $0 \times \infty$ , with any signs.
- Division: 0/0 or  $\infty/\infty$ , with any signs.
- Square root: An operand of less than 0 (-0 is a valid operand value).

- Conversion of a floating-point number to a fixed-point format when either an overflow or an operand value of infinity or NaN precludes a faithful representation in that format.
- Some comparison operations in which one or both of the operands is a QNaN value.

#### 3.7.2.2 Division By Zero Exception

The divide operation signals a Division By Zero exception if the divisor is zero and the dividend is a finite nonzero number. When no precise trap occurs, the result is a correctly signed infinity. Divisions (0/0 and  $\infty$ /0) do not cause the Division By Zero exception. The result of (0/0) is an Invalid Operation exception. The result of ( $\infty$ /0) is a correctly signed infinity.

#### 3.7.2.3 Underflow Exception

Two related events contribute to underflow:

- Tininess: The creation of a tiny, nonzero result between ±2<sup>E\_min</sup> which, because it is tiny, might cause some other exception later such as overflow on division. IEEE Standard 754 allows choices in detecting tininess events. The MIPS architecture specifies that tininess be detected after rounding, when a nonzero result computed as though the exponent range were unbounded would lie strictly between ±2<sup>E\_min</sup>.
- Loss of accuracy: The extraordinary loss of accuracy occurs during the approximation of such tiny numbers by denormalized numbers. IEEE Standard 754 allows choices in detecting loss of accuracy events. The MIPS architecture specifies that loss of accuracy be detected as inexact result, when the delivered result differs from what would have been computed if both the exponent range and precision were unbounded.

The way that an underflow is signaled depends on whether or not underflow traps are enabled:

- When an underflow trap is not enabled, underflow is signaled only when both tininess and loss of accuracy have been detected. The delivered result might be zero, denormalized, or  $\pm 2^{E_{-min}}$ .
- When an underflow trap is enabled (through the *FCSR* Enables field), underflow is signaled when tininess is detected regardless of loss of accuracy.

#### 3.7.2.4 Overflow Exception

An Overflow exception is signaled when the magnitude of a rounded floating-point result (if the exponent range is unbounded) is larger than the destination format's largest finite number.

When no precise trap occurs, the result is determined by the rounding mode and the sign of the intermediate result.

#### 3.7.2.5 Inexact Exception

An Inexact exception is signaled when one of the following occurs:

- The rounded result of an operation is not exact.
- The rounded result of an operation overflows without an overflow trap.
- When a denormal operand is flushed to zero.

#### 3.7.2.6 Unimplemented Operation Exception

The Unimplemented Operation exception is a MIPS-defined exception that provides software emulation support. This exception is not IEEE-compliant.

The MIPS architecture is designed so that a combination of hardware and software can implement the architecture. Operations not fully supported in hardware cause an Unimplemented Operation exception, allowing software to perform the operation.

There is no enable bit for this condition; it always causes a trap (but the condition is effectively masked for all operations when FS=1). After the appropriate emulation or other operation is done in a software exception handler, the original instruction stream can be continued.

An Unimplemented Operation exception is taken in the following situations:

• when denormalized operands or tiny results are encountered for instructions not supporting denormal numbers and where such are not handed by the FS/FO/FN bits.

## 3.8 Pipeline and Performance

This section describes the structure and operation of the FPU pipeline.

#### 3.8.1 Pipeline Overview

The FPU has a seven stage pipeline to which the integer pipeline dispatches instructions. The FPU pipeline runs in parallel with the 34K integer pipeline. The FPU can be built to run at either the same frequency as the integer core or at one-half the frequency of the integer core.

The FPU pipe is optimized for single-precision instructions, such that the basic multiply, ADD/SUB, and MADD/MSUB instructions can be performed with single-cycle throughput and low latency. Executing double-precision multiply and MADD/MSUB instructions requires a second pass through the M1 stage to generate all 64 bits of the product. Executing long latency instructions, such as DIV and RSQRT, extends the M1 stage. Figure 3.18 shows the FPU pipeline.




Figure 3.18 FPU Pipeline

#### 3.8.1.1 FR Stage - Decode, Register Read, and Unpack

The FR stage has the following functionality:

- The dispatched instruction is decoded for register accesses.
- Data is read from the register file.
- The operands are unpacked into an internal format.

#### 3.8.1.2 M1 Stage - Multiply Tree

The M1 stage has the following functionality:

- A single-cycle multiply array is provided for single-precision data format multiplication, and two cycles are provided for double-precision data format multiplication.
- The long instructions, such as divide and square root, iterate for several cycles in this stage.
- Sum of exponents is calculated.

#### 3.8.1.3 M2 Stage - Multiply Complete

The M2 stage has the following functionality:

- Multiplication is complete when the carry-save encoded product is compressed into binary.
- Rounding is performed.
- Exponent difference for addition path is calculated.

#### 3.8.1.4 A1 Stage - Addition First Step

This stage performs the first step of the addition.

#### 3.8.1.5 A2 Stage - Addition Second and Final Step

This stage performs the second and final step of the addition.

#### 3.8.1.6 FP Stage - Result Pack

The FP stage has the following functionality:

- The result coming from the datapath is packed into IEEE 754 Standard format for the FPR register file.
- Overflow and underflow exceptional conditions are resolved.


#### 3.8.1.7 FW Stage - Register Write

The result is written to the FPR register file.

## 3.8.2 Bypassing

The FPU pipeline implements extensive bypassing, as shown in Figure 3.19. Results do not need to be written into the register file and read back before they can be used, but can be forwarded directly to an instruction already in the pipe. Some bypassing is disabled when operating in 32-bit register file mode, the FP bit in the CPO *Status* register is 0, due to the paired even-odd 32-bit registers that provide 64-bit registers.

Figure 3.19 Arithmetic Pipeline Bypass Paths



## 3.8.3 Repeat Rate and Latency

Table 3.33 shows the repeat rate and latency for the FPU instructions. Note that cycles related to floating point operations are listed in terms of FPU clocks.

ABS.[S,D], NEG.[S,D], ADD.[S,D], SUB.[S,D], MUL.S, MADD.S, MSUB.S, NMADD.S, NMSUB.S	4	1
MUL.D, MADD.D, MSUB.D, NMADD.D, NMSUB.D	5	2
RECIP.S	13	10
RECIP.D	25	21
RSQRT.S	17	14
RSQRT.D	35	31
DIV.S, SQRT.S	17	14
DIV.D, SQRT.D	32	29
C.cond.[S,D] to MOVF.fmt and MOVT.fmt instruction / MOVT, MOVN, BC1 instruction	1 / 2	1
CVT.D.S, CVT.[S,D].[W,L]	4	1
CVT.S.D	6	1
CVT.[W,L].[S,D], CEIL.[W,L].[S,D], FLOOR.[W,L].[S,D], ROUND.[W,L].[S,D], TRUNC.[W,L].[S,D]	5	1
MOV.[S,D], MOVF.[S,D], MOVN.[S,D], MOVT.[S,D], MOVZ.[S,D]	4	1
LWC1, LDC1, LDXC1, LUXC1, LWXC1	3	1
MTC1, MFC1	2	1

#### Table 3.33 34Kf Core FPU Latency and Repeat Rate

1. Format: S = Single, D = Double, W = Word, L = Longword.

Floating-Point Unit of the 34Kf<sup>™</sup> Core

# The MIPS® DSP Application-Specific Extension to the MIPS32® Instruction Set

The 34K core includes support for the DSP ASE to accelerate a wide range of signal processing applications. Refer to Volume IV-e of the *MIPS32*® *Architecture Reference Manual* for a general description of the DSP ASE as well as detailed instruction descriptions. More detailed programming information is contained in the DSP chapter of *Programming the 34K Core Family*.

## 4.1 Additional Register State for the DSP ASE

The DSP ASE adds four additional registers, three accumulator registers and a control register, per TC in 34K line of processors. These registers require the operating system to recognize the presence of the DSP ASE and to include these additional registers in the context save and restore operation.

## 4.1.1 Additional HI-LO Registers

Three additional HI-LO registers, which together with the existing one would comprise a total of four accumulator registers. Many common DSP computations are accumulate functions, for example, the filter operation, convolution, etc. The HI-LO accumulator in the MIPS architecture would be the destination for such instructions. The instructions that target the accumulators use 2 bits to specify the destination accumulator, with the zero value referring to the original accumulator.

## 4.1.2 DSP Control Register

A control register *DSPControl* used to hold extra state bits needed for efficient support of the DSP instructions. Figure 4.1 illustrates the bits in this register. Table 4.1 describes the use of the various bits and the instructions that refer the fields. Table 4.2 lists the instructions that affect the *ouflag* field.

#### Figure 4.1 MIPS32® DSP ASE Control Register (DSPControl) Format

31	28	8 27	24	23	16	15	14	13	12	7	6	5	0
	0	cc	ond		ouflag	0	EFI	с	scount		0	pos	

#### Table 4.1 MIPS® DSP ASE Control Register (DSPControl) Field Descriptions

Fields			Read /	Reset	Complian
Name	Bits	Description	Write	State	ce
0	31:28	Not used in the MIPS32 architecture, but these are reserved bits since they are used in the MIPS64 architec- ture. Must be written as zero; returns zero on read.	0	0	Required

Fields			Read /	Reset	Complian	
Name	Bits	Description Write State				
ccond	27:24	Condition code bits set after a compare instruction. This instruction will set the right-most bits as required by the number of elements in the vector compare. The bits not set by the instruction remain unchanged.	R/W	0	Required	
ouflag	23:16	This field is written by hardware when certain instruc- tions overflow or underflow and may have been satu- rated if the saturate flag was turned on. See Table 4.2 for a full list of which bits are set by what instructions.	R/W	0	Required	
EFI	14	Extract Fail Indicator. This bit is set to 1 when an EXTP, EXTPV, EXTPDP, or EXTPDP fails. These instructions fail when there are insufficient bits to extract, that is, the value of pos in DSPControl is less than the value of size specified in the instruction. This bit is not sticky, that is, each invocation of one of those four instructions will reset the bit depending on whether or not the instruction failed.	R/W	0	Required	
С	13	Carry bit set and used by a special add instruction used to implement a 64-bit add across two GPRs. Instruction ADDSC sets the bit and instruction ADDWC uses this bit.	R/W	0	Required	
scount	12:7	This field is for use by the INSV instruction. The value of this field is used to specify the size of the bit field to be inserted.	R/W	0	Required	
pos	5:0	This field is used by the variable insert instructions INSV to specify the insert position. It is also used to indicate the extract position for the EXTP, EXTPV, EXTPDP, and EXTPDPV instructions. The decrement pos (DP) variants of these instructions on completion will have decremented the value of pos (by the size amount). The MTHLIP instruction will increment the pos value by 32 after copying the value of <i>LO</i> to <i>HI</i> .	R/W	0	Required	
0	15:13	Must be written as zero; returns zero on read.	0	0	Reserved	

Table 4.1 MIPS® DSP ASE Control Register (DSPControl) Field Descriptions (Continued)

The bits of the overflow flag ouflag field in the *DSPControl* register are set by a number of instructions. These bits are sticky and can be reset only by an explicit write to these bits in the register (using the WRDSP instruction). The table shows which bits can be set by which instructions and under what conditions.

#### Table 4.2 The Instructions that Set the ouflag bits in DSPControl

Bit Number	Which Instruction Sets This Bit
16	When the destination is accumulator ( <i>HI-LO</i> pair) zero, and an operation overflow or underflow occurs, then this bit is set. Such instructions are: DPAQ_S, DPSQ_S, MULSAQ_S, MAQ_S.
17	Instructions as above, when the destination is accumulator ( <i>HI-LO</i> pair) one.

Bit Number	Which Instruction Sets This Bit
18	Instructions as above, when the destination is accumulator ( <i>HI-LO</i> pair) two.
19	Instructions as above, when the destination is accumulator ( <i>HI-LO</i> pair) three.
20	Instructions that on a overflow/underflow will set this bit are: ADDQ, ADDQ_S, SUBQ, SUBQ_S, ADDU, ADDU_S, SUBU, SUBU_S, ABSQ, ABSQ_S, and ADDWC.
21	Instructions that on a overflow/underflow will set this bit are: MULQ_RS, MULEQ_S, and MULEU_S.
22	Instructions that on a overflow/underflow will set this bit are: SHLL, SHLLV, SHLL_S, SHLLV_S, PRECRQU_S. PRECRQ_RS.
23	Instructions that on a overflow/underflow will set this bit are: EXTR, EXTL, and variants.

Table 4.2 The Instructions that Set the ouflag bits in DSPControl

## 4.2 Software Detection of the DSP ASE

In the *Config3* CP0 register, bit 10 (DSPP), "DSP Present" is a static bit used to indicate the presence of the MIPS DSP ASE in the 34K core, as shown in Section 7.2.40 "Config3 Register (CP0 Register 16, Select 3)". Software may query the DSPP bit to check whether this processor has implemented the MIPS DSP ASE. The DSPP bit is a 1 on the 34K core, since the DSP logic is always present.

Another bit, "DSP ASE Enable" bit 24 (MX) in the CP0 *Status* register, is a read/write bit used to enable access to the extra instructions defined by the DSP ASE as well as the MTLO/HI, MFLO/HI that access accumulators ac1, ac2, and ac3. The *Status* register is described in Section 7.2.29 "Status Register (CP0 Register 12, Select 0)". Executing a DSP ASE instruction or the flavor of Move instruction described above with this bit set to zero causes a DSP State Disabled Exception. This uses exception code 26 in the CP0 *Cause* register. This allows the OS to do lazy context-switching. Table 7.33 shows the *Cause* Register exception code fields.

The MIPS® DSP Application-Specific Extension to the MIPS32® Instruction Set

Chapter 5

## Memory Management of the 34K<sup>™</sup> Core

The 34K processor core includes a Memory Management Unit (MMU) that interfaces between the execution unit and the cache controller. The core contains either a Translation Lookaside Buffer (TLB) or a simpler Fixed Mapping (FM) style MMU, specified as a build-time option when the core is implemented.

This chapter contains the following sections:

- Section 5.1 "Introduction"
- Section 5.2 "Modes of Operation"
- Section 5.3 "Translation Lookaside Buffer"
- Section 5.4 "Virtual-to-Physical Address Translation"
- Section 5.5 "Fixed Mapping MMU"
- Section 5.6 "System Control Coprocessor"

## 5.1 Introduction

The MMU in a 34K processor core will translate any virtual address to a physical address before a request is sent to the cache controllers for tag comparison or to the bus interface unit for an external memory reference. This translation is a very useful feature for operating systems when trying to manage physical memory to accommodate multiple tasks active in the same memory, possibly on the same virtual address but of course in different locations in physical memory. Other features handled by the MMU are protection of memory areas and defining the cache protocol.

Each VPE in the core features its own MMU. By default, the MMU is TLB based and each VPE will have a 16/32/64 dual-entry fully associative Joint TLB (JTLB). Optionally one or both of the VPEs can have a simple MMU that translates addresses through a Fixed Mapping (FM) mechanism. When at least one of the VPEs uses a TLB based MMU, two micro TLB arrays will also be instantiated to cache the latest translations in a smaller and faster array. The instruction micro TLB (ITLB) has 3 shared entries, plus one private entry per TC. The data micro TLB (DTLB) always contains 8 entries. When an address is translated, the appropriate micro TLB (ITLB or DTLB) is accessed first. If the translation is not found in the micro TLB, the JTLB is accessed. If there is a miss in the JTLB, an exception is taken.

Figure 5.1 shows how the memory management unit interacts with cache accesses with a TLB, while Figure 5.2 shows the equivalent for the FM MMU.





Figure 5.1 Address Translation During a Cache Access with TLB MMU





## 5.2 Modes of Operation

A 34K processor core supports four modes of operation:

- User mode
- Supervisor mode (only w/ TLB)
- Kernel mode
- Debug mode

User mode is most often used for application programs. Supervisor mode has an intermediate privilege level with access to an additional region of memory and is only supported with the TLB-based MMU. Kernel mode is typically used for handling exceptions and privileged operating system functions, including CP0 management and I/O device accesses. Debug mode is used for software debugging and most likely occurs within a software development tool.

The address translation performed by the MMU depends on the mode in which the processor is operating.

## 5.2.1 Virtual Memory Segments

The Virtual memory segments are different depending on the mode of operation. Figure 5.3 shows the segmentation for the 4 GByte ( $2^{32}$  bytes) virtual memory space addressed by a 32-bit virtual address, for the four modes of operation.

The core enters Kernel mode both at reset and when an exception is recognized. While in Kernel mode, software has access to the entire address space, as well as all CP0 registers. User mode accesses are limited to a subset of the virtual address space (0x0000\_0000 to 0x7FFF\_FFF) and can be inhibited from accessing CP0 functions. In User mode, virtual addresses 0x8000\_0000 to 0xFFFF\_FFFF are invalid and cause an exception if accessed. Supervisor mode adds access to sseg (0xC000\_0000 to 0xDFFF\_FFFF). kseg0, kseg1, and kseg3 will still cause exceptions if they are accessed.

Debug mode is entered on a debug exception. While in Debug mode, the debug software has access to the same address space and CP0 registers as for Kernel mode. In addition, while in Debug mode the core has access to the debug segment dseg. This area overlays part of the kernel segment kseg3. dseg access in Debug mode can be turned on or off, allowing full access to the entire kseg3 in Debug mode, if so desired.

Virtual Address	User Mode	Kernel Mode	Debug Mode	Supervisor Mode
0xFFFF_FFFF			kseg3	
0xFF40_0000		kseg3	dseg	
0xff3f_ffff		Kseys	kseg3	
0xFF20_0000 0xFF1F_FFFF 0xE000_0000	· · · · · · · · · · · · · · · · · · ·	ksseg/kseg2	ksseg/kseg2	sseg
0xdfff_fff	· 			
0xC000_0000 0xBFFF_FFFF		kseg1	kseg1	
0xA000_0000 0x9FFF_FFFF		kseg0	kseg0	
0x8000_0000	······································			
0x7fff_fff	useg	kuseg	kuseg	suseg
0x0000_0000				

#### Figure 5.3 34K<sup>™</sup> Processor Core Virtual Memory Map

Each of the segments shown in Figure 5.3 are either mapped or unmapped. The following two sub-sections explain the distinction. Then sections Section 5.2.2 "User Mode", Section 5.2.4 "Kernel Mode", and Section 5.2.5 "Debug Mode" specify which segments are actually mapped and unmapped.

#### 5.2.1.1 Unmapped Segments

An unmapped segment does not use the TLB or the FM to translate from virtual-to-physical addresses. Especially after reset, it is important to have unmapped memory segments, because the TLB is not yet programmed to perform the translation.

Unmapped segments have a fixed simple translation from virtual to physical address. This is much like the translations the FM provides for the core, but we will still make the distinction.

Except for kseg0, unmapped segments are always uncached. The cacheability of kseg0 is set in the K0 field of the CP0 register *Config* (see Section 7.2.37 "Config Register (CP0 Register 16, Select 0)").

#### 5.2.1.2 Mapped Segments

A mapped segment does use the TLB or the FM to translate from virtual-to-physical addresses.


For the core with TLB, the translation of mapped segments is handled on a per-page basis. Included in this translation is information defining whether the page is cacheable or not, and the protection attributes that apply to the page.

For the core with the FM MMU, the mapped segments have a fixed translation from virtual to physical address. The cacheability of the segment is defined in the CP0 register *Config*, fields K23 and KU (see Section 7.2.37 "Config Register (CP0 Register 16, Select 0)"). Write protection of segments is not possible during FM translation.

#### 5.2.2 User Mode

In user mode, a single 2 GByte  $(2^{31}$  bytes) uniform virtual address space called the user segment (useg) is available. Figure 5.4 shows the location of user mode virtual address space.





The user segment starts at address 0x0000\_0000 and ends at address 0x7FFF\_FFFF. Accesses to all other addresses cause an address error exception.

The processor operates in User mode when the *Status* register contains the following bit values:

- KSU = 2#10
- EXL = 0
- ERL = 0

In addition to the above values, the DM bit in the *Debug* register must be 0.

Table 5.1 lists the characteristics of the User mode segment.

Address Bit	Status Register Bit Value		Segment			
Value	EXL	ERL	KSU	Name	Address Range	Segment Size
32-bit A(31) = 0	0	0	2#10	useg	0x0000_0000> 0x7FFF_FFF	2 GByte (2 <sup>31</sup> bytes)


Table 5.1 User Mode Segments

All valid user mode virtual addresses have their most significant bit cleared to 0, indicating that user mode can only access the lower half of the virtual memory map. Any attempt to reference an address with the most significant bit set while in user mode causes an address error exception.

The system maps all references to *useg* through the TLB or FM. For cores with a TLB, the virtual address is extended with the contents of the 8-bit ASID field to form a unique virtual address before translation. Also bit settings within the TLB entry for the page determine the cacheability of a reference. For FM MMU cores, the cacheability is set via the KU field of the CP0 Config register.

## 5.2.3 Supervisor Mode

In supervisor mode, two virtual address spaces are available. A 2 GByte  $(2^{31}$  bytes) uniform virtual address space called the user segment (useg) as well as the 512MB (ksseg) are available. Figure 5.5 shows the location of supervisor mode virtual address space.



#### Figure 5.5 Supervisor Mode Virtual Address Space

The user segment starts at address 0x0000\_0000 and ends at address 0x7FFF\_FFF. The supervisor segment begins at 0xC000\_0000 and ends at 0xDFFF\_FFFF. Accesses to all other addresses cause an address error exception.

The processor operates in Supervisor mode when the *Status* register contains the following bit values:

- KSU = 2#01
- EXL = 0
- ERL = 0

In addition to the above values, the DM bit in the *Debug* register must be 0.

Table 5.1 lists the characteristics of the Supervisor mode segments.

	Status Register						
Address Bit	Bit Value		Address Bit		Segment		
Value	EXL	ERL	KSU	Name	Address Range	Segment Size	
32-bit A(31) = 0	0	0	2#01	suseg	0x0000_0000> 0x7FFF_FFF	2 GByte (2 <sup>31</sup> bytes)	
32-bit A(31:29) = $110_2$	0	0	2#01	sseg	0xC000_0000 -> 0xDFFF_FFF	512MB (2 <sup>29</sup> bytes)	

Table 5.2 Supervisor Mode Segments

The system maps all references to *useg and ksseg* through the TLB or FM. For cores with a TLB, the virtual address is extended with the contents of the 8-bit ASID field to form a unique virtual address before translation. Also bit settings within the TLB entry for the page determine the cacheability of a reference. For FM MMU cores, the cacheability of useg and ksseg is set via the KU and K23 fields of the CP0 Config register respectively.

## 5.2.4 Kernel Mode

The processor operates in Kernel mode when the DM bit in the *Debug* register is 0 and the *Status* register contains one or more of the following values:

- KSU = 2#00
- ERL = 1
- EXL = 1

When a non-debug exception is detected, EXL or ERL will be set and the processor will enter Kernel mode. At the end of the exception handler routine, an Exception Return (ERET) instruction is generally executed. The ERET instruction jumps to the Exception PC, clears ERL, and clears EXL if ERL=0. This may return the processor to User mode.

Kernel mode virtual address space is divided into regions differentiated by the high-order bits of the virtual address, as shown in Figure 5.6. Also, Table 5.3 lists the characteristics of the Kernel mode segments.

		I
0xffff_fff	Kernel virtual address space Mapped, 512MB	kseg3
0xE000_0000 0xDFFF_FFFF		
0xC000_0000	Kernel virtual address space Mapped, 512MB	ksseg/kseg2
0xBFFF_FFFF	<i></i>	
0xA000_0000 0x9FFF_FFFF	Kernel virtual address space Unmapped, Uncached, 512MB	kseg1
	Kernel virtual address space Unmapped, 512MB	kseg0
0x8000_0000		
0x7fff_fff	Mapped, 2048MB	kuseg
0x000_0000		

## Figure 5.6 Kernel Mode Virtual Address Space

Address Bit	Status Register Is One of These Values		Segment			
Values	KSU	EXL	ERL	Name	Address Range	Segment Size
A(31) = 0	$(KSU = 00_2$ or EXL = 1 or ERL = 1) and DM = 0		kuseg	0x0000_0000 through 0x7FFF_FFFF	2 GBytes (2 <sup>31</sup> bytes)	
A(31:29) = 100 <sub>2</sub>			kseg0	0x8000_0000 through 0x9FFF_FFFF	512 MBytes (2 <sup>29</sup> bytes)	
A(31:29) = 101 <sub>2</sub>			kseg1	0xA000_0000 through 0xBFFF_FFFF	512 MBytes (2 <sup>29</sup> bytes)	
A(31:29) = 110 <sub>2</sub>			ksseg/kseg2	0xC000_0000 through 0xDFFF_FFFF	512 MBytes (2 <sup>29</sup> bytes)	
A(31:29) = 111 <sub>2</sub>				kseg3	0xE000_0000 through 0xFFFF_FFFF	512 MBytes (2 <sup>29</sup> bytes)

Table 5.3	Kernel	Mode	Segments
		mouo	ooginointo

#### 5.2.4.1 Kernel Mode, User Space (kuseg)

In Kernel mode, when the most-significant bit of the virtual address (A31) is cleared, the 32-bit kuseg virtual address space is selected and covers the full  $2^{31}$  bytes (2 GBytes) of the current user address space mapped to addresses  $0x0000\_0000 - 0x7FFF\_FFFF$ . For cores with TLBs, the virtual address is extended with the contents of the 8-bit ASID field to form a unique virtual address.

When ERL = 1 in the *Status* register, the user address region becomes a  $2^{31}$ -byte unmapped and uncached address space. While in this setting, the kuseg virtual address maps directly to the same physical address, and does not include the ASID field.

#### 5.2.4.2 Kernel Mode, Kernel Space 0 (kseg0)

In Kernel mode, when the most-significant three bits of the virtual address are 100<sub>2</sub>, 32-bit kseg0 virtual address

space is selected; it is the  $2^{29}$ -byte (512-MByte) kernel virtual space located at addresses  $0x8000_0000 - 0x9FFF_FFFF$ . References to kseg0 are unmapped; the physical address selected is defined by subtracting  $0x8000_0000$  from the virtual address. The K0 field of the *Config* register controls cacheability.

## 5.2.4.3 Kernel Mode, Kernel Space 1 (kseg1)

In Kernel mode, when the most-significant three bits of the 32-bit virtual address are 101<sub>2</sub>, 32-bit kseg1 virtual

address space is selected. kseg1 is the 2<sup>29</sup>-byte (512-MByte) kernel virtual space located at addresses 0xA000\_0000 - 0xBFFF\_FFF. References to kseg1 are unmapped; the physical address selected is defined by subtracting 0xA000\_0000 from the virtual address. Caches are disabled for accesses to these addresses, and physical memory (or memory-mapped I/O device registers) are accessed directly.

#### 5.2.4.4 Kernel Mode, Kernel/Supervisor Space 2 (ksseg/kseg2)


In Kernel mode, when  $KSU=00_2$ , ERL = 1, or EXL = 1 in the *Status* register, and DM = 0 in the *Debug* register, and the most-significant three bits of the 32-bit virtual address are  $110_2$ , 32-bit kseg2 virtual address space is selected. With the FM MMU, this  $2^{29}$ -byte (512-MByte) kernel virtual space is located at physical addresses  $0xC000_0000 - 0xDFFF_FFFF$ . Otherwise, this space is mapped through the TLB.

#### 5.2.4.5 Kernel Mode, Kernel Space 3 (kseg3)

In Kernel mode, when the most-significant three bits of the 32-bit virtual address are  $111_2$ , the kseg3 virtual address space is selected. With the FM MMU, this  $2^{29}$ -byte (512-MByte) kernel virtual space is located at physical addresses 0xE000 0000 - 0xFFFF FFFF. Otherwise, this space is mapped through the TLB.

## 5.2.5 Debug Mode

Debug mode address space is identical to Kernel mode address space with respect to mapped and unmapped areas, except for *kseg3*. In *kseg3*, a debug segment *dseg* co-exists in the virtual address range 0xFF20\_0000 to 0xFF3F\_FFFF. The layout is shown in Figure 5.7.



#### Figure 5.7 Debug Mode Virtual Address Space

The dseg is sub-divided into the dmseg segment at 0xFF20\_0000 to 0xFF2F\_FFFF which is used when the probe services the memory segment, and the drseg segment at 0xFF30\_0000 to 0xFF3F\_FFFF which is used when memory-mapped debug registers are accessed. The subdivision and attributes for the segments are shown in Table 5.4.

Accesses to memory that would normally cause an exception if tried from kernel mode cause the core to re-enter debug mode via a debug mode exception. This includes accesses usually causing a TLB exception, with the result that such accesses are not handled by the usual memory management routines.

The unmapped kseg0 and kseg1 segments from kernel mode address space are available from debug mode, which allows the debug handler to be executed from uncached and unmapped memory.

Segment Name	Sub-Segment Name	Virtual Address	Generates Physical Address	Cache Attribute
dseg	dmseg	0xFF20_0000 through 0xFF2F_FFFF	dmseg maps to addresses 0x0_0000 - 0xF_FFFF in EJTAG probe memory space.	Uncached
	drseg	0xFF30_0000 through 0xFF3F_FFFF	drseg maps to the breakpoint reg- isters 0x0_0000 - 0xF_FFFF	

 Table 5.4 Physical Address and Cache Attributes for dseg, dmseg, and drseg Address Spaces

#### 5.2.5.1 Conditions and Behavior for Access to drseg, EJTAG Registers

The behavior of CPU access to the drseg address range at 0xFF30\_0000 to 0xFF3F\_FFFF is determined as shown in Table 5.5

Table 5.5 CPU Access to drseg Address Range

Transaction	LSNM bit in Debug register	Access
Load / Store	1	Kernel mode address space (kseg3)
Fetch	Don't care	drseg, see comments below
Load / Store	0	

Debug software is expected to read the debug control register (DCR) to determine which other memory mapped registers exist in drseg. The value returned in response to a read of any unimplemented memory mapped register is unpredictable, and writes are ignored to any unimplemented register in the drseg. Refer to Chapter 11, "EJTAG Debug Support in the 34K<sup>TM</sup> Core" for more information on the DCR.

The allowed access size is limited for the drseg. Only word size transactions are allowed. Operation of the processor is undefined for other transaction sizes.

#### 5.2.5.2 Conditions and Behavior for Access to dmseg, EJTAG Memory

The behavior of CPU access to the dmseg address range at 0xFF20\_0000 to 0xFF2F\_FFFF is determined by the table shown in Table 5.6..

Transaction	ProbEn bit in DCR register	LSNM bit in Debug register	Access
Load / Store	Don't care	1	Kernel mode address space (kseg3)
Fetch	1	Don't care	dmseg
Load / Store	1	0	
Fetch	0	Don't care	See comments below
Load / Store	0	0	

Table 5.6 CPU Access to dmseg Address Range

The case with access to the dmseg when the ProbEn bit in the DCR register is 0 is not expected to happen. Debug software is expected to check the state of the ProbEn bit in DCR register before attempting to reference dmseg. If such a reference does happen, the reference hangs until it is satisfied by the probe. The probe can not assume that there will never be a reference to dmseg if the ProbEn bit in the DCR register is 0 because there is an inherent race between the debug software sampling the ProbEn bit as 1 and the probe clearing it to 0.

# 5.3 Translation Lookaside Buffer

The following subsections discuss the TLB memory management scheme used in the 34Kc processor core. The TLB consists of the joint and micro address translation buffers:

- 16-64 dual-entry fully associative Joint TLB (JTLB) per VPE
- Fully associative Instruction micro TLB (ITLB) with 3 shared entries and 1 private entry per TC
- 8-entry fully associative Data micro TLB (DTLB)


### 5.3.1 Joint TLB

The 16-64 dual-entry, fully associative Joint TLB maps 32-128 virtual pages to their corresponding physical addresses. The purpose of the TLB is to translate virtual addresses and their corresponding ASID into a physical memory address. The translation is performed by comparing the upper bits of the virtual address (along with the ASID bits) against each of the entries in the *tag* portion of the JTLB structure. Because this structure is used to translate both instruction and data virtual addresses, it is referred to as a "joint" TLB.

The JTLB is organized as 16-64 pairs of even and odd entries containing descriptions of pages that range in size from 4-KBytes to 256MBytes into the 4-GByte physical address space.

The JTLB is organized in pairs of page entries to minimize its overall size. Each virtual *tag* entry corresponds to two physical data entries, an even page entry and an odd page entry. The highest order virtual address bit not participating in the tag comparison is used to determine which of the two data entries is used. Since page size can vary on a page-pair basis, the determination of which address bits participate in the comparison and which bit is used to make the even-odd selection must be done dynamically during the TLB lookup.

Figure 5.8 shows the contents of one of the dual-entries in the JTLB. The bit range indication in the figure serves to clarify which address bits are (or may be) affected during the translation process.



### Figure 5.8 JTLB Entry (Tag and Data)

Table 5.7 and Table 5.8 explain each of the fields in a JTLB entry.

Field Name	Description		
PageMask[28:13]	Page Mask Value. The Page Mask defines the page size by masking the appropriate VPN2 bits from being involved in a comparison. It is also used to determine which address bit is used to make the even-odd page (PFN0-PFN1) determination. See the table below.		
	PageMask	Page Size	Even/Odd Bank Select Bit
	00_0000_0000_0000_00	4KB	VAddr[12]
	00_0000_0000_0000_11	16KB	VAddr[14]
	00_0000_0000_0011_11	64KB	VAddr[16]
	00_0000_0000_1111_11	256KB	VAddr[18]
	00_0000_0011_1111_11	1MB	VAddr[20]
	00_0000_1111_1111_11	4MB	VAddr[22]
	00_0011_1111_1111_11	16MB	VAddr[24]
	00_1111_1111_1111_11	64MB	VAddr[26]
	11_1111_1111_1111_11	256MB	VAddr[28]
		value, the physi sk using only 8	ical entry in the JTLB will only save bits. This is however transparent to
VPN2[31:13]	Virtual Page Number divided by 2. This field contains the upper bits of the virtual page number. Because it represents a pair of TLB pages, it is divided by 2. Bits 31:29 are always included in the TLB lookup comparison. Bits 28:13 are included depending on the page size, defined by PageMask		
G	Global Bit. When set, indicates that this entry is global to all processes and/or threads and thus disables inclusion of the ASID in the comparison.		
ASID[7:0]	Address Space Identifier. Identifies which process or thread this TLB entry is associated with.		

### Table 5.7 TLB Tag Entry Fields

### Table 5.8 TLB Data Entry Fields

Field Name	Description
PFN0[31:12], PFN1[31:12]	Physical Frame Number. Defines the upper bits of the physical address.

Field Name	Description		
C0[2:0], C1[2:0]	Cacheability. Contains an encoded value of the cacheability attributes and determines whether the page should be placed in the cache or not. The field is encoded as follows:		
	C[2:0]	Coherency Attribute	
	0	Cacheable, noncoherent, write-through, no write-allocate	
	1	Reserved	
	2	Uncached	
	3	Cacheable, noncoherent, write-back, write-allocate	
	4-6	Reserved	
	7	Uncached Accelerated	
D0,	"Dirty" or Write-en	able Bit. Indicates that the page has been written and/or is writable. If	
D1	this bit is set, stores to the page are permitted. If the bit is cleared, stores to the page cause a TLB Modified exception.		
V0, V1	Valid Bit. Indicates that the TLB entry and, thus, the virtual page mapping are valid. If this bit is set, accesses to the page are permitted. If the bit is cleared, accesses to the page cause a TLB Invalid exception.		

### Table 5.8 TLB Data Entry Fields (Continued)

In order to fill an entry in the JTLB, software executes a TLBWI or TLBWR instruction (See Section 5.4.3 "TLB Instructions"). Prior to invoking one of these instructions, several CP0 registers must be updated with the information to be written to a TLB entry:

- PageMask is set in the CP0 PageMask register.
- VPN2, and ASID are set in the CP0 EntryHi register.
- PFN0, C0, D0, V0, and G bits are set in the CP0 *EntryLo0* register.
- PFN1, C1, D1, V1, and G bits are set in the CP0 EntryLo1 register.

Note that the global bit "G" is part of both *EntryLo0* and *EntryLo1*. The resulting "G" bit in the JTLB entry is the logical AND between the two fields in *EntryLo0* and *EntryLo1*. Please refer to Chapter 7, "CP0 Registers of the 34K<sup>TM</sup> Core" for further details.

The address space identifier (ASID) helps to reduce the frequency of TLB flushing on a context switch. The existence of the ASID allows multiple processes to exist in both the TLB and instruction caches. The ASID value is stored in the *EntryHi* register and is compared to the ASID value of each entry.

### 5.3.2 Instruction TLB

The ITLB is a small fully associative TLB dedicated to perform translations for the instruction stream. The ITLB only maps 4-Kbyte pages/sub-pages or 1-Mbyte pages/sub-pages.

The ITLB is managed by hardware and is transparent to software. If a fetch address cannot be translated by the ITLB, the JTLB is accessed trying to translate it in the following clock cycles. If successful, the translation information is copied into the ITLB and bypassed to the tag comparators. This results in an ITLB miss penalty of at least 2 cycles. Depending on the JTLB implementation or if it is busy with other operations, it may take additional cycles.

The ITLB array consists of 3 shared entries and 1 private entry per TC. On an ITLB miss, the new translation will be loaded into the least recently used of the 3 shared ITLB entries. For each TC, if the displaced translation was more recently used than its private entry, the displaced translation will be written into the private entry.

# 5.3.3 Data TLB

The DTLB is a small 8-entry, fully associative TLB which provides a faster translation for Load/Store addresses than is possible with the JTLB. The DTLB only maps 4-Kbyte pages/sub-pages or 1-Mbyte pages/sub-pages.

Like the ITLB, the DTLB is managed by hardware and is transparent to software. For simultaneous ITLB and DTLB misses, the DTLB has priority and will access the JTLB first.

# 5.4 Virtual-to-Physical Address Translation


Converting a virtual address to a physical address begins by comparing the virtual address from the processor with the virtual addresses in the TLB. There is a match when the VPN of the address is the same as the VPN field of the entry, and either:

- The Global (G) bit of both the even and odd pages of the TLB entry are set, or
- The ASID field of the virtual address is the same as the ASID field of the TLB entry

This match is referred to as a TLB *hit*. If there is no match, a TLB *miss* exception is taken by the processor and software is allowed to refill the TLB from a page table of virtual/physical addresses in memory.


Figure 5.9 shows the logical translation of a virtual address into a physical address.

In this figure the virtual address is extended with an 8-bit ASID, which reduces the frequency of TLB flushing during a context switch. This 8-bit ASID contains the number assigned to that process and is stored in the CP0 *EntryHi* register.



#### Figure 5.9 Overview of a Virtual-to-Physical Address Translation

If there is a virtual address match in the TLB, the Physical Frame Number (PFN) is output from the TLB and concatenated with the *Offset*, to form the physical address. The *Offset* represents an address within the page frame space. As shown in Figure 5.9, the *Offset* does not pass through the TLB. Figure 5.10 shows a flow diagram of the address translation process for two page sizes. The top portion of the figure shows a virtual address for a 4 KByte page size. The width of the *Offset* is defined by the page size. The remaining 20 bits of the address represent the virtual page number (VPN). The bottom portion of Figure 5.10 shows the virtual address for a 16 MByte page size. The remaining 8 bits of the address represent the VPN.



### Figure 5.10 32-bit Virtual Address Translation

### 5.4.1 Hits, Misses, and Multiple Matches

Each JTLB entry contains a tag and two data fields. If a match is found, the upper bits of the virtual address are replaced with the page frame number (PFN) stored in the corresponding entry in the data array of the JTLB. The granularity of JTLB mappings is defined in terms of TLB pages. The JTLB supports pages of different sizes ranging from 4KB to 256 MB in powers of 4. If a match is found, but the entry is invalid (i.e., the V bit in the data field is 0), a TLB Invalid exception is taken.

If no match occurs (TLB miss), an exception is taken and software refills the TLB from the page table resident in memory. Figure 5.11 shows the translation and exception flow of the TLB.

Software can write over a selected TLB entry or use a hardware mechanism to write into a random entry. The *Random* register selects which TLB entry to use on a TLBWR. This register decrements almost every cycle, wrapping to the maximum once its value is equal to the *Wired* register. Thus, TLB entries below the *Wired* value cannot be replaced by a TLBWR allowing important mappings to be preserved. In order to reduce the possibility for a livelock situation, the *Random* register includes a 10-bit LFSR that introduces a pseudo-random perturbation into the decrement.

The core implements a TLB write-compare mechanism to ensure that multiple TLB matches do not occur. On the TLB write operation, the VPN2 field to be written is compared with all other entries in the TLB. If a match occurs, the write will be dropped.

### 5.4.2 Memory Space

To assist in controlling both the amount of mapped space and the replacement characteristics of various memory regions, the 34K core provides two mechanisms.

### 5.4.2.1 Page Sizes

First, the page size can be configured, on a per entry basis, to map different page sizes ranging from 4 KByte to 256 MByte, in multiples of 4. The CPO *PageMask* register is loaded with the desired page size, which is then entered into the TLB when a new entry is written. Thus, operating systems can provide special-purpose maps. For example, a typical frame buffer can be memory mapped with only one TLB entry.

The 34K core implements the following page sizes:

4K, 16K, 64K, 256K, 1M, 4M, 16M, 64M, 256M.

Software may determine which page sizes are supported by writing all ones to the CP0 *PageMask* register, then reading the value back. For additional information, see Section 7.2.20 "PageMask Register (CP0 Register 5, Select 0)".

### 5.4.2.2 Replacement Algorithm

The second mechanism controls the replacement algorithm when a TLB miss occurs. To select a TLB entry to be written with a new mapping, the 34K core provides a random replacement algorithm. However, the processor also provides a mechanism whereby a programmable number of mappings can be locked into the TLB via the CP0 Wired register, thus avoiding random replacement. Please refer to Section 7.2.21 "Wired Register (CP0 Register 6, Select 0)" for further details.




Figure 5.11 TLB Address Translation Flow in the 34K<sup>™</sup> Processor Core

### 5.4.3 TLB Instructions

Table 5.9 lists the TLB-related instructions. Refer to Chapter 15, "34K<sup>TM</sup> Processor Core Instructions" for more information on these instructions.

Op Code	Description of Instruction	
TLBP	Translation Lookaside Buffer Probe	
TLBR	Translation Lookaside Buffer Read	

Table	59	TIR	Instructions
Iable	5.5	ILD	111511 46110115

Op Code	Description of Instruction	
TLBWI	Translation Lookaside Buffer Write Index	
TLBWR	Translation Lookaside Buffer Write Random	

### Table 5.9 TLB Instructions (Continued)

### 5.4.4 Shared TLB mode

When a TLB based MMU is implemented on both VPEs, it is possible to combine the two arrays into a single array that will be used by both VPEs. This is done by setting  $MVPControl_{STLB}$  to 1 - this bit should only be changed by code executing in an unmapped address region and only when there are no valid TLB entries.

- Both VPEs share the same address space (including ASID and VA VPE # is not part of the TLB tag)
- Software is expected to keep the *Wired* register the same for the two VPEs and the value should allow at least 2 entries for random selection if TLBWR is going to be used.
- Hardware constrains TLBWR from overwriting the entry pointed at by the *Index* register of the opposite VPE (if the P bit is cleared).
  - This is needed to avoid interfering TLB maintenance code running on opposite VPE.
  - The is done by stalling the TLBWR until Random does not match Index
- *Index<sub>P</sub>* is writable to allow software to "park" the *Index* register when it is done operating on the TLB, allowing all TLB entries to be used by a TLBWR
- Note that the maximum TLB size allowed by the architecture is 64 dual entries. Sharing 2x64 entry JTLBs would result in half of the entries being ignored.
- Multiple TCs could potentially miss on the same address at nearly the same time and process the miss. The hardware will squash the second TLB write to avoid multiple matches. TLBWx to VA/ASID already in JTLB will be dropped. (Note that this can also happen to two TCs in one VPE even without sharing)

# 5.5 Fixed Mapping MMU

The 34K core optionally implements a simple Fixed Mapping (FM) memory management unit that is smaller than the a full translation lookaside buffer (TLB) and more easily synthesized. Like a TLB, the FM performs virtual-to-physical address translation and provides attributes for the different memory segments. Those memory segments which are unmapped in a TLB implementation (kseg0 and kseg1) are translated identically by the FM MMU.

The FM also determines the cacheability of each segment. These attributes are controlled via bits in the *Config* register. Table 5.10 shows the encoding for the K23 (bits 30:28), KU (bits 27:25) and K0 (bits 2:0) of the *Config* register.

Config Register Fields K23, KU, and K0	Cache Coherency Attribute
0	Cacheable, noncoherent, write-through, no write-allocate
1	Reserved

Config Register Fields K23, KU, and K0	Cache Coherency Attribute
2	Uncached
3	Cacheable, noncoherent, write-back, write-allocate
4	Reserved
5	Reserved
6	Reserved
7	Uncached Accelerated

### Table 5.10 Cache Coherency Attributes (Continued)

With the FM MMU, no translation exceptions can be taken, although address errors are still possible.

Segment	Virtual Address Range	Cacheability
useg/kuseg	0x0000_0000- 0x7FFF_FFF	Controlled by the KU field (bits 27:25) of the <i>Config</i> register. Refer to Table 5.10 for the encoding.
kseg0	0x8000_0000- 0x9FFF_FFFF	Controlled by the K0 field (bits 2:0) of the <i>Config</i> register. See Table 5.10 for the encoding.
kseg1	0xA000_0000- 0xBFFF_FFFF	Always uncacheable
kseg2	0xC000_0000- 0xDFFF_FFFF	Controlled by the K23 field (bits 30:28) of the <i>Config</i> register. Refer to Table 5.10 for the encoding.
kseg3	0xE000_0000- 0xFFFF_FFF	Controlled by K23 field (bits 30:28) of the <i>Config</i> register. Refer to Table 5.10 for the encoding.

 Table 5.11 Cacheability of Segments with Fixed Mapping Translation

The FM performs a simple translation to map from virtual addresses to physical addresses. This mapping is shown in Figure 5.12. When ERL=1, useg and kuseg become unmapped and uncached just like they do if there is a TLB. The ERL mapping is shown in Figure 5.13.

The ERL bit is usually never asserted by software. It is asserted by hardware after a Reset, NMI, or Cache Error. See Section 6.8 "Exceptions" for further information on exceptions.




Figure 5.12 FM Memory Map (ERL=0) in the 34K<sup>™</sup> Processor Core




Figure 5.13 FM Memory Map (ERL=1) in the 34K<sup>™</sup> Processor Core

# 5.6 System Control Coprocessor

The System Control Coprocessor (CP0) is implemented as an integral part of the 34K processor core and supports memory management, address translation, exception handling, and other privileged operations. Certain CP0 registers are used to support memory management. Refer to Chapter 7, "CP0 Registers of the 34K<sup>TM</sup> Core" for more information on the CP0 register set.

# Exceptions and Interrupts in the 34K<sup>™</sup> Core

The 34K processor core receives exceptions from a number of sources, including translation lookaside buffer (TLB) misses, arithmetic overflows, I/O interrupts, and system calls. When the CPU detects one of these exceptions, the normal sequence of instruction execution is suspended and the processor enters kernel mode.

In kernel mode the core disables interrupts and forces execution of a software exception processor (called a handler) located at a specific address. The handler saves the context of the processor, including the contents of the program counter, the current operating mode, and the status of the interrupts (enabled or disabled). This context is saved so it can be restored when the exception has been serviced.

When an exception occurs, the core loads the *Exception Program Counter (EPC)* register with a location where execution can restart after the exception has been serviced. Most exceptions are *precise*, which mean that *EPC* can be used to identify the instruction that caused the exception. For precise exceptions the restart location in the *EPC* register is the address of the instruction that caused the exception or, if the instruction was executing in a branch delay slot, the address of the branch instruction immediately preceding the delay slot. To distinguish between the two, software must read the BD bit in the CP0 *Cause* register. Bus error exceptions and CP2 exceptions may be imprecise. For imprecise exceptions the instruction that caused the exception can not be identified.

This chapter contains the following sections:

- Section 6.1 "Exception Conditions"
- Section 6.2 "Exception Priority"
- Section 6.3 "Interrupts"
- Section 6.4 "GPR Shadow Registers"
- Section 6.5 "Exception Vector Locations"
- Section 6.6 "General Exception Processing"
- Section 6.7 "Debug Exception Processing"
- Section 6.8 "Exceptions"
- Section 6.9 "Exception Handling and Servicing Flowcharts"

# 6.1 Exception Conditions

When an exception condition occurs, the relevant instruction and all those that follow it in the pipeline are cancelled. Accordingly, any stall conditions and any later exception conditions that may have referenced this instruction are inhibited; there is no benefit in servicing stalls for a cancelled instruction.

When an exception condition is detected on an instruction fetch, the core aborts that instruction and all instructions that follow. When this instruction reaches the WB stage, the exception flag causes it to write various CP0 registers with the exception state, change the current program counter (PC) to the appropriate exception vector address, and clear the exception bits of earlier pipeline stages.

For most exception types this implementation allows all preceding instructions to complete execution and prevents all subsequent instructions from completing. Thus, the value in the *EPC* (*ErrorEPC* for errors, or *DEPC* for debug exceptions) is sufficient to restart execution. It also ensures that exceptions are taken in the order of execution; an instruction taking an exception may itself be killed by an instruction further down the pipeline that takes an exception in a later cycle.

A number of exceptions can be taken imprecisely - that is, they are taken after the instruction that caused them has completed and potentially after following instructions have completed.

# 6.2 Exception Priority

Table 6.1 lists all possible exceptions, and the relative priority of each, highest to lowest. Several of these exceptions can happen simultaneously, in that event the exception with the highest priority is the one taken.

Exception	Description	
Reset	Assertion of SI_Reset signal.	
DSS	EJTAG Debug Single Step.	
DINT	EJTAG Debug Interrupt. Caused by the assertion of the external <i>EJ_DINT</i> input, or by setting the EjtagBrk bit in the <i>ECR</i> register.	
DDBLImpr/DDBSImpr	Debug Data Break Load/Store Imprecise	
NMI	Asserting edge of <i>SI_NMI</i> signal.	
Interrupt	Assertion of unmasked hardware or software interrupt signal.	
Deferred Watch	Deferred Watch (unmasked by K DM->!(K DM) transition).	
DIB	EJTAG debug hardware instruction break matched.	
WATCH	A reference to an address in one of the watch registers (fetch).	
AdEL	Fetch address alignment error. Fetch reference to protected address.	
TLBL	Fetch TLB miss Fetch TLB hit to page with V=0	
ICache Error	Parity error on ICache access	
IBE	Instruction fetch bus error.	
DBp	EJTAG Breakpoint (execution of SDBBP instruction).	
Sys	Execution of SYSCALL instruction.	
Вр	Execution of BREAK instruction.	
CpU	Execution of a coprocessor instruction for a coprocessor that is not enabled.	
CEU	Execution of a CorExtend instruction modifying local state when CorExtend is not enabled.	
RI	Execution of a Reserved Instruction.	
FPE	Floating Point exception	

### **Table 6.1 Priority of Exceptions**

Exception	Description	
C2E	Coprocessor2 Exception	
IS1	Implementation specific Coprocessor2 exception	
Ov	Execution of an arithmetic instruction that overflowed.	
Tr	Execution of a trap (when trap condition is true).	
MT_ov	A Thread Overflow condition, where a TC allocation request cannot be satisfied.	
MT_under	A Thread Underflow condition, where the termination and deallocation of a thread leaves no dynamically allocatable TCs activated on a VPE.	
MT_invalid	An Invalid Qualifier condition, where a YIELD instruction specifies an invalid condition for resuming execution.	
MT_yield_sched	A YIELD Scheduler exception condition, where a valid YIELD instruction would have caused a rescheduling of a TC, and the YIELD intercept bit is set.	
DDBL / DDBS	EJTAG Data Address Break (address only)	
WATCH	A reference to an address in one of the watch registers (data).	
AdEL	Load address alignment error. Load reference to protected address.	
AdES	Store address alignment error. Store to protected address.	
TLBL	Load TLB miss. Load TLB hit to page with V=0	
TLBS	Store TLB miss. Store TLB hit to page with V=0	
TLB Mod	Store to TLB page with D=0.	
DCache Error	Cache parity error - imprecise	
L2 Cache Error	L2 Cache ECC error - imprecise	
DBE	Load or store bus error - imprecise	
MT_GSS	A Gating Storage Scheduler exception, where a Gating Storage load or store would have blocked and caused a rescheduling of a TC, and the GS intercept bit is set.	
MT_GS	A Gating Storage exception condition, where implementation-dependent logic associ- ated with gating or inter-thread communication (ITC) storage requires software interven- tion.	

#### Table 6.1 Priority of Exceptions (Continued)

# 6.3 Interrupts

Older 32-bit cores available from MIPS that implemented Release 1 of the Architecture included support for two software interrupts, six hardware interrupts, and a special-purpose timer interrupt. The timer interrupt was provided external to the core and typically combined with hardware interrupt 5 in an system-dependent manner. Interrupts were handled either through the general exception vector (offset 16#180) or the special interrupt vector (16#200), based on the value of Cause<sub>IV</sub>. Software was required to prioritize interrupts as a function of the Cause<sub>IP</sub> bits in the interrupt handler prologue.

Release 2 of the Architecture, implemented by the 34K core, adds an upward-compatible extension to the Release 1 interrupt architecture that supports vectored interrupts. In addition, Release 2 adds a new interrupt mode that supports the use of an external interrupt controller by changing the interrupt architecture.

Additionally, internal performance counters were added to the 34K core. These counters can be set up to count various events within the core. When the MSB of the counter gets set, it can trigger a performance counter interrupt. This is handled like the timer interrupt - it is an output of the core and can be brought back into the core's interrupt pins in a system dependent manner.

### 6.3.1 Interrupt Modes

The 34K core includes support for three interrupt modes, as defined by Release 2 of the Architecture:

- Interrupt compatibility mode, which acts identically to that in an implementation of Release 1 of the Architecture.
- Vectored Interrupt (VI) mode, which adds the ability to prioritize and vector interrupts to a handler dedicated to that interrupt, and to assign a GPR shadow set for use during interrupt processing. The presence of this mode is denoted by the VInt bit in the *Config3* register. This mode is architecturally optional; but it is always present on the 34K core, so the VInt bit will always read as a 1 for the 34K core.
- External Interrupt Controller (EIC) mode, which redefines the way in which interrupts are handled to provide full support for an external interrupt controller handling prioritization and vectoring of interrupts. This presence of this mode denoted by the VEIC bit in the *Config3* register. Again, this mode is architecturally optional. On the 34K core, the VEIC bit is set externally by the static input, *SI\_EICPresent*, to allow system logic to indicate the presence of an external interrupt controller.

The reset state of the processor is to interrupt compatibility mode such that a processor supporting Release 2 of the Architecture, like the 34K core, is fully compatible with implementations of Release 1 of the Architecture.

Table 6.2 shows the current interrupt mode of the processor as a function of the coprocessor 0 register fields that can affect the mode.

Status <sub>BEV</sub>	Cause <sub>IV</sub>	IntCtl <sub>VS</sub>	Config3 <sub>VINT</sub>	Config3 <sub>VEIC</sub>	Interrupt Mode
1	х	Х	x	x	Compatibility
x	0	Х	x	x	Compatibility
x	х	=0	x	x	Compatibility
0	1	≠0	1	0	Vectored Interrupt
0	1	≠0	x	1	External Interrupt Controller
0	1	≠0	0	0	Can't happen - <i>IntCtl</i> <sub>VS</sub> can not be non-zero if neither Vectored Interrupt nor External Interrupt Controller mode is implemented.
"x'	"x" denotes don't care			are	

### Table 6.2 Interrupt Modes

### 6.3.1.1 Interrupt Compatibility Mode

This is the default interrupt mode for the processor and is entered when a Reset exception occurs. In this mode, interrupts are non-vectored and dispatched though exception vector offset 16#180 (if  $Cause_{IV} = 0$ ) or vector offset 16#200 (if  $Cause_{IV} = 1$ ). This mode is in effect if any of the following conditions are true:

- $Cause_{IV} = 0$
- Status<sub>BEV</sub> = 1
- $IntCtl_{VS} = 0$ , which would be the case if vectored interrupts are not implemented, or have been disabled.

A typical software handler for interrupt compatibility mode might look as follows:

```
/*
 * Assumptions:
   - Cause<sub>TV</sub> = 1 (if it were zero, the interrupt exception would have to
                    be isolated from the general exception vector before getting
                    here)
 *
   - GPRs k0 and k1 are available (no shadow register switches invoked in
                                       compatibility mode)
 * - The software priority is IP7..IP0 (HW5..HW0, SW1..SW0)
 * Location: Offset 0x200 from exception base
 */
IVexception:
   mfc0k0, C0_Cause/* Read Cause register for IP bits */mfc0k1, C0_Status/* and Status register for IM bits */
   andi k0, k0, M_CauseIM /* Keep only IP bits from Cause */
   and k0, k0, k1 /* and mask with IM bits */
        k0, zero, Dismiss /* no bits set - spurious interrupt */
   beq
   clz
          k0, k0
                            /* Find first bit set, IP7..IP0; k0 = 16..23 */
         k0, k0, 0x17 /* 16..23 => 7..0 */
k0, k0, VS /* Shift to emulate software IntCtl<sub>VS</sub> */
k1, VectorBase /* Get base of 8 interrupt vectors */
k0, k0, k1 /* Compute target from base and offset */
   xori k0, k0, 0x17
   s11
   la
   addu
          k0
                               /* Jump to specific exception routine */
   jr
   nop
/*
 * Each interrupt processing routine processes a specific interrupt, analogous
 * to those reached in VI or EIC interrupt mode. Since each processing routine
 * is dedicated to a particular interrupt line, it has the context to know
 * which line was asserted. Each processing routine may need to look further
 * to determine the actual source of the interrupt if multiple interrupt requests
 * are ORed together on a single IP line. Once that task is performed, the
 * interrupt may be processed in one of two ways:
 * - Completely at interrupt level (e.g., a simply UART interrupt). The
 *
     SimpleInterrupt routine below is an example of this type.
 * - By saving sufficient state and re-enabling other interrupts. In this
 *
    case the software model determines which interrupts are disabled during
 *
     the processing of this interrupt. Typically, this is either the single
 *
     StatusIM bit that corresponds to the interrupt being processed, or some
 *
     collection of other Status™ bits so that "lower" priority interrupts are
 *
     also disabled. The NestedInterrupt routine below is an example of this type.
 */
SimpleInterrupt:
 * Process the device interrupt here and clear the interupt request
 * at the device. In order to do this, some registers may need to be
```

```
* saved and restored. The coprocessor 0 state is such that an ERET
 * will simple return to the interrupted code.
 */
   eret
                              /* Return to interrupted code */
NestedException:
/*
 * Nested exceptions typically require saving the EPC and Status registers,
 * any GPRs that may be modified by the nested exception routine, disabling
 * the appropriate IM bits in Status to prevent an interrupt loop, putting
 * the processor in kernel mode, and re-enabling interrupts. The sample code
 * below can not cover all nuances of this processing and is intended only
 * to demonstrate the concepts.
 */
   /* Save GPRs here, and setup software context */
   mfc0 k0, C0_EPC /* Get restart address */
   swk0, EPCSave/* Save in memory */mfc0k0, C0_Status/* Get Status value */swk0, StatusSave/* Save in memory */
   li
          k1, ~IMbitsToClear /* Get Im bits to clear for this interrupt */
                              /*
                                  this must include at least the IM bit */
                               /*
                                   for the current interrupt, and may include */
                               /*
                                  others */
   and
          k0, k0, k1
                                  /* Clear bits in copy of Status */
   ins
         k0, zero, S_StatusEXL, (W_StatusKSU+W_StatusERL+W_StatusEXL)
                                  /* Clear KSU, ERL, EXL bits in k0 */
   mtc0 k0, C0_Status
                                 /* Modify mask, switch to kernel mode, */
                                  /* re-enable interrupts */
   /*
    * Process interrupt here, including clearing device interrupt.
    * In some environments this may be done with a thread running in
    * kernel or user mode. Such an environment is well beyond the scope of
    * this example.
    */
/*
 * To complete interrupt processing, the saved values must be restored
 * and the original interrupted code restarted.
 */
   di
                              /* Disable interrupts - may not be required */
          k0, StatusSave
k1, EPCSave
   1w
                              /* Get saved Status (including EXL set) */
                              /* and EPC */
   1w
         k0, C0_Status
                             /* Restore the original value */
   mtc0
                              /* and EPC */
   mtc0
         k1, CO_EPC
   /\,^{\star} Restore GPRs and software state ^{\star}/
                             /* Dismiss the interrupt */
   eret
```

#### 6.3.1.2 Vectored Interrupt Mode

Vectored Interrupt mode builds on the interrupt compatibility mode by adding a priority encoder to prioritize pending interrupts and to generate a vector with which each interrupt can be directed to a dedicated handler routine. This mode also allows each interrupt to be mapped to a GPR shadow set for use by the interrupt handler. Vectored Interrupt mode is in effect if all of the following conditions are true:


- $Config3_{VInt} = 1$
- Config3<sub>VEIC</sub> = 0
- $IntCtl_{VS} \neq 0$
- Cause<sub>IV</sub> = 1
- Status<sub>BEV</sub> = 0

In VI interrupt mode, the six hardware interrupts are interpreted as individual hardware interrupt requests. The timer and performance counter interrupts are combined in a system-dependent way (external to the core) with the hardware interrupts (the interrupt with which they are combined is indicated by the  $IntCtl_{IPTI/IPCI}$  fields) to provide the appropriate relative priority of the those interrupts with that of the hardware interrupts. The processor interrupt logic ANDs each of the Cause<sub>IP</sub> bits with the corresponding  $Status_{IM}$  bits. If any of these values is 1, and if interrupts are enabled ( $Status_{IE} = 1$ ,  $Status_{EXL} = 0$ , and  $Status_{ERL} = 0$ ), an interrupt is signaled and a priority encoder scans the values in the order shown in Table 6.3.

Relative Priority	Interrupt Type	Interrupt Source	Interrupt Request Calculated From	Vector Number Generated by Priority Encoder
Highest Priority	Hardware	HW5	IP7 and IM7	7
		HW4	IP6 and IM6	6
		HW3	IP5 and IM5	5
		HW2	IP4 and IM4	4
		HW1	IP3 and IM3	3
		HW0	IP2 and IM2	2
	Software	SW1	IP1 and IM1	1
Lowest Priority		SW0	IP0 and IM0	0

Table 6.3 Relative Interrupt Priority for Vectored Interrupt Mode

The priority order places a relative priority on each hardware interrupt and places the software interrupts at a priority lower than all hardware interrupts. When the priority encoder finds the highest priority pending interrupt, it outputs an encoded vector number that is used in the calculation of the handler for that interrupt, as described below. This is shown pictorially in Figure 6.1.



#### Figure 6.1 Interrupt Generation for Vectored Interrupt Mode

A typical software handler for vectored interrupt mode bypasses the entire sequence of code following the IVexception label shown for the compatibility mode handler above. Instead, the hardware performs the prioritization, dispatching directly to the interrupt processing routine. Unlike the compatibility mode examples, a vectored interrupt handler may take advantage of a dedicated GPR shadow set to avoid saving any registers. As such, the SimpleInterrupt code shown above need not save the GPRs.

A nested interrupt is similar to that shown for compatibility mode, but may also take advantage of running the nested exception routine in the GPR shadow set dedicated to the interrupt or in another shadow set. Such a routine might look as follows:

```
NestedException:
/*
 * Nested exceptions typically require saving the EPC, Status and SRSCtl registers,
 * setting up the appropriate GPR shadow set for the routine, disabling
 * the appropriate IM bits in Status to prevent an interrupt loop, putting
 * the processor in kernel mode, and re-enabling interrupts. The sample code
 * below can not cover all nuances of this processing and is intended only
 * to demonstrate the concepts.
 */
   /* Use the current GPR shadow set, and setup software context */
          k0, C0 EPC
                              /* Get restart address */
   mfc0
          k0, EPCSave
                              /* Save in memory */
   sw
          k0, C0_Status
                              /* Get Status value */
   mfc0
                              /* Save in memory */
   sw
          k0, StatusSave
   mfc0
          k0, C0_SRSCtl
                              /* Save SRSCtl if changing shadow sets */
   SW
          k0, SRSCtlSave
   li
          k1, ~IMbitsToClear
                              /* Get Im bits to clear for this interrupt */
                              /*
                                   this must include at least the IM bit */
```

```
/*
                                 for the current interrupt, and may include */
                              /*
                                 others */
         k0, k0, k1
                                 /* Clear bits in copy of Status */
  and
   /* If switching shadow sets, write new value to SRSCtl<sub>PSS</sub> here */
  ins
         k0, zero, S_StatusEXL, (W_StatusKSU+W_StatusERL+W_StatusEXL)
                                 /* Clear KSU, ERL, EXL bits in k0 */
                                 /* Modify mask, switch to kernel mode, */
  mtc0
         k0, C0_Status
                                 /*
                                      re-enable interrupts */
   /*
    * If switching shadow sets, clear only KSU above, write target
    * address to EPC, and do execute an eret to clear EXL, switch
    * shadow sets, and jump to routine
    */
   /* Process interrupt here, including clearing device interrupt */
/*
* To complete interrupt processing, the saved values must be restored
* and the original interrupted code restarted.
*/
   di
                              /* Disable interrupts - may not be required */
   lw
         k0, StatusSave
                             /* Get saved Status (including EXL set) */
                             /*
         k1, EPCSave
                                   and EPC */
   1w
  mtc0
                            /* Restore the original value */
         k0, C0_Status
                            /* Get saved SRSCtl */
  lw
         k0, SRSCtlSave
         k1, CO_EPC
                             /* and EPC */
  mt.c0
                             /* Restore shadow sets */
  mtc0
         k0, C0_SRSCtl
   ehb
                              /* Clear hazard */
                              /* Dismiss the interrupt */
   eret
```

#### 6.3.1.3 External Interrupt Controller Mode

External Interrupt Controller Mode redefines the way that the processor interrupt logic is configured to provide support for an external interrupt controller. The interrupt controller is responsible for prioritizing all interrupts, including hardware, software, timer, and performance counter interrupts, and directly supplying to the processor the vector number of the highest priority interrupt. EIC interrupt mode is in effect if all of the following conditions are true:

- Config3<sub>VEIC</sub> = 1
- $IntCtl_{VS} \neq 0$
- $Cause_{IV} = 1$
- Status<sub>BEV</sub> = 0


In EIC interrupt mode, the processor sends the state of the software interrupt requests ( $Cause_{IP1..IP0}$ ) and the timer and performance counter interrupt requests ( $Cause_{TI/PCI}$ ) to the external interrupt controller, where it prioritizes these interrupts in a system-dependent way with other hardware interrupts. The interrupt controller can be a hard-wired logic block, or it can be configurable based on control and status registers. This allows the interrupt controller to be more specific or more general as a function of the system environment and needs.

The external interrupt controller prioritizes its interrupt requests and produces the vector number of the highest priority interrupt to be serviced. The vector number, called the Requested Interrupt Priority Level (RIPL), is a 6-bit encoded value in the range 0..63, inclusive. A value of 0 indicates that no interrupt requests are pending. The values 1..63 represent the lowest (1) to highest (63) RIPL for the interrupt to be serviced. The interrupt controller passes this value on the 6 hardware interrupt line, which are treated as an encoded value in EIC interrupt mode.

Status<sub>IPL</sub> (which overlays Status<sub>IM7..IM2</sub>) is interpreted as the Interrupt Priority Level (IPL) at which the processor is currently operating (with a value of zero indicating that no interrupt is currently being serviced). When the interrupt controller requests service for an interrupt, the processor compares RIPL with Status<sub>IPL</sub> to determine if the requested interrupt has higher priority than the current IPL. If RIPL is strictly greater than Status<sub>IPL</sub>, and interrupts are enabled (Status<sub>IE</sub> = 1, Status<sub>EXL</sub> = 0, and Status<sub>ERL</sub> = 0) an interrupt request is signaled to the pipeline. When the processor starts the interrupt exception, it loads RIPL into Cause<sub>RIPL</sub> (which overlays Cause<sub>IP7..IP2</sub>) and signals the external interrupt controller to notify it that the request is being serviced. The interrupt exception uses the value of Cause<sub>RIPL</sub> as the vector number. Because Cause<sub>RIPL</sub> is only loaded by the processor when an interrupt exception is signaled, it is available to software during interrupt processing.

In EIC interrupt mode, the external interrupt controller is also responsible for supplying the GPR shadow set number to use when servicing the interrupt. As such, the *SRSMap* register is not used in this mode, and the mapping of the vectored interrupt to a GPR shadow set is done by programming (or designing) the interrupt controller to provide the correct GPR shadow set number when an interrupt is requested. When the processor loads an interrupt request into Cause<sub>RIPL</sub>, it also loads the GPR shadow set number into *SRSCtl*<sub>EICSS</sub>, which is copied to *SRSCtl*<sub>CSS</sub> when the interrupt is serviced.

The operation of EIC interrupt mode is shown pictorially in Figure 6.2.



### Figure 6.2 Interrupt Generation for External Interrupt Controller Interrupt Mode

A typical software handler for EIC interrupt mode bypasses the entire sequence of code following the IVexception label shown for the compatibility mode handler above. Instead, the hardware performs the prioritization, dispatching directly to the interrupt processing routine. Unlike the compatibility mode examples, an EIC interrupt handler may

take advantage of a dedicated GPR shadow set to avoid saving any registers. As such, the SimpleInterrupt code shown above need not save the GPRs.

A nested interrupt is similar to that shown for compatibility mode, but may also take advantage of running the nested exception routine in the GPR shadow set dedicated to the interrupt or in another shadow set. It also need only copy Cause<sub>RIPL</sub> to Status<sub>IPL</sub> to prevent lower priority interrupts from interrupting the handler. Such a routine might look as follows:

```
NestedException:
/*
* Nested exceptions typically require saving the EPC, Status, and SRSCtl registers,
 * setting up the appropriate GPR shadow set for the routine, disabling
 * the appropriate IM bits in Status to prevent an interrupt loop, putting
 * the processor in kernel mode, and re-enabling interrupts. The sample code
 * below can not cover all nuances of this processing and is intended only
 * to demonstrate the concepts.
 */
   /* Use the current GPR shadow set, and setup software context */
   mfc0 k1, C0_Cause /* Read Cause to get RIPL value */
   mfc0 k0, C0_EPC
                            /* Get restart address */
   srl
         k1, k1, S_CauseRIPL /* Right justify RIPL field */
         k0, EPCSave /* Save in memory */
   SW
         k0, C0_Status /* Get Status value */
k0, StatusSave /* Save in memory */
   mfc0 k0, C0_Status
   SW
         k0, k1, S_StatusIPL, 6 /* Set IPL to RIPL in copy of Status */
   ins
   mfc0 k1, C0_SRSCt1 /* Save SRSCt1 if changing shadow sets */
   SW
         k1, SRSCtlSave
   /* If switching shadow sets, write new value to {\tt SRSCtl}_{\tt PSS} here */
   ins k0, zero, S_StatusEXL, (W_StatusKSU+W_StatusERL+W_StatusEXL)
                                 /* Clear KSU, ERL, EXL bits in k0 */
                                /* Modify IPL, switch to kernel mode, */
   mtc0 k0, C0_Status
                                 /* re-enable interrupts */
   /*
    * If switching shadow sets, clear only KSU above, write target
    * address to EPC, and do execute an eret to clear EXL, switch
    * shadow sets, and jump to routine
    * /
   /* Process interrupt here, including clearing device interrupt */
/*
 * The interrupt completion code is identical to that shown for VI mode above.
 */
```

### 6.3.2 Generation of Exception Vector Offsets for Vectored Interrupts

For vectored interrupts (in either VI or EIC interrupt mode), a vector number is produced by the interrupt control logic. This number is combined with  $IntCtl_{VS}$  to create the interrupt offset, which is added to 16#200 to create the exception vector offset. For VI interrupt mode, the vector number is in the range 0..7, inclusive. For EIC interrupt mode, the vector number is in the range 1..63, inclusive (0 being the encoding for "no interrupt"). The  $IntCtl_{VS}$  field specifies the spacing between vector locations. If this value is zero (the default reset state), the vector spacing is zero and the processor reverts to Interrupt Compatibility Mode. A non-zero value enables vectored interrupts, and Table

6.4 shows the exception vector offset for a representative subset of the vector numbers and values of the  $IntCtl_{VS}$  field.

		Value of IntCtI <sub>VS</sub> Field									
Vector Number	2#00001	2#00010	2#00100	2#01000	2#10000						
0	16#0200	16#0200	16#0200	16#0200	16#0200						
1	16#0220	16#0240	16#0280	16#0300	16#0400						
2	16#0240	16#0280	16#0300	16#0400	16#0600						
3	16#0260	16#02C0	16#0380	16#0500	16#0800						
4	16#0280	16#0300	16#0400	16#0600	16#0A00						
5	16#02A0	16#0340	16#0480	16#0700	16#0C00						
6	16#02C0	16#0380	16#0500	16#0800	16#0E00						
7	16#02E0	16#03C0	16#0580	16#0900	16#1000						
	•										
61	16#09A0	16#1140	16#2080	16#3F00	16#7C00						
62	16#09C0	16#1180	16#2100	16#4000	16#7E00						
63	16#09E0	16#11C0	16#2180	16#4100	16#8000						

Table 6.4 Exception Vector Offsets for Vectored Interrupts

The general equation for the exception vector offset for a vectored interrupt is:

vectorOffset  $\leftarrow$  16#200 + (vectorNumber × (IntCtl<sub>VS</sub> || 2#00000))

# 6.4 GPR Shadow Registers

Release 2 of the Architecture optionally removes the need to save and restore GPRs on entry to high priority interrupts or exceptions, and to provide specified processor modes with the same capability. This is done by introducing multiple copies of the GPRs, called *shadow sets*, and allowing privileged software to associate a shadow set with entry to kernel mode via an interrupt vector or exception. The normal GPRs are logically considered shadow set zero.

The number of GPR shadow sets is a build-time option on the 34K core. Although Release 2 of the Architecture defines a maximum of 16 shadow sets, the core allows one (the normal GPRs), two, or four shadow sets. The highest number actually implemented is indicated by the  $SRSCt_{HSS}$  field. If this field is zero, only the normal GPRs are implemented.

Shadow sets are new copies of the GPRs that can be substituted for the normal GPRs on entry to kernel mode via an interrupt or exception. Once a shadow set is bound to a kernel mode entry condition, reference to GPRs work exactly as one would expect, but they are redirected to registers that are dedicated to that condition. Privileged software may need to reference all GPRs in the register file, even specific shadow registers that are not visible in the current mode. The RDPGPR and WRPGPR instructions are used for this purpose. The CSS field of the *SRSCtl* register provides the number of the current shadow register set, and the PSS field of the *SRSCtl* register provides the number of the previous shadow register set (that which was current before the last exception or interrupt occurred).

If the processor is operating in VI interrupt mode, binding of a vectored interrupt to a shadow set is done by writing to the *SRSMap* register. If the processor is operating in EIC interrupt mode, the binding of the interrupt to a specific

MIPS32® 34K™ Processor Core Family Software User's Manual, Revision 01.02

shadow set is provided by the external interrupt controller, and is configured in an implementation-dependent way. Binding of an exception or non-vectored interrupt to a shadow set is done by writing to the ESS field of the SRSCt/register. When an exception or interrupt occurs, the value of  $SRSCt/_{CSS}$  is copied to  $SRSCt/_{PSS}$ , and  $SRSCt/_{CSS}$  is set to the value taken from the appropriate source. On an ERET, the value of  $SRSCt/_{PSS}$  is copied back into  $SRSCt/_{CSS}$  to restore the shadow set of the mode to which control returns. More precisely, the rules for updating the fields in the SRSCt/ register on an interrupt or exception are as follows:

- 1. No field in the *SRSCtl* register is updated if any of the following conditions is true. In this case, steps 2 and 3 are skipped.
  - The exception is one that sets *Status*<sub>ERL</sub>: Reset or NMI.
  - The exception causes entry into EJTAG Debug Mode
  - Status<sub>BEV</sub> = 1
  - Status<sub>EXL</sub> = 1
- 2. SRSCtl<sub>CSS</sub> is copied to SRSCtl<sub>PSS</sub>
- 3. SRSCtl<sub>CSS</sub> is updated from one of the following sources:
  - The appropriate field of the SRSMap register, based on IPL, if the exception is an interrupt,  $Cause_{IV} = 1$ ,  $Config3_{VEIC} = 0$ , and  $Config3_{VInt} = 1$ . These are the conditions for a vectored interrupt.
  - The EICSS field of the SRSCt/register if the exception is an interrupt,  $Cause_{IV} = 1$ , and  $Config3_{VEIC} = 1$ . These are the conditions for a vectored EIC interrupt.
  - The ESS field of the *SRSCtl* register in any other case. This is the condition for a non-interrupt exception, or a non-vectored interrupt.

Similarly, the rules for updating the fields in the SRSCt/register at the end of an exception or interrupt are as follows:

- 1. No field in the *SRSCtl* register is updated if any of the following conditions is true. In this case, step 2 is skipped.
  - A DERET is executed
  - An ERET is executed with  $Status_{ERL} = 1$
- 2. SRSCtl<sub>PSS</sub> is copied to SRSCtl<sub>CSS</sub>

These rules have the effect of preserving the *SRSCtl* register in any case of a nested exception or one which occurs before the processor has been fully initialized (*Status*<sub>BEV</sub> = 1).

Privileged software may switch the current shadow set by writing a new value into SRSCt/<sub>PSS</sub>, loading EPC with a target address, and doing an ERET.

# 6.5 Exception Vector Locations

The Reset, Soft Reset, NMI and EJTAG Debug exceptions are vectored to a specific location as shown in Table 6.5 and Table 6.6. Addresses for all other exceptions are a combination of a vector offset and a vector base address. In Release 1 of the architecture, the vector base address was fixed. In Release 2 of the architecture, software is allowed to specify the vector base address via the *EBase* register for exceptions that occur when *Status*<sub>BEV</sub> equals 0. Another degree of flexibility in the selection of the vector base address, for use when *Status*<sub>BEV</sub> equals 1, is provided via a set of input pins, *SI\_UseExceptionBase* and *SI\_ExceptionBase[29:12]*. Table 6.5 gives the vector base address when *SI\_UseExceptionBase* equals 0, as a function of the exceptionBase equals 1. As can be seen in Table 6.6, when *SI\_UseExceptionBase equals 1*, the exception vectors for cases where *StatusBEV* equals 0 are not affected.

Table 6.7 gives the offsets from the vector base address as a function of the exception. Note that the IV bit in the *Cause* register causes Interrupts to use a dedicated exception vector offset, rather than the general exception vector. For implementations of Release 2 of the Architecture, Table 6.4 gives the offset from the base address in the case where *Status*<sub>BEV</sub> = 0 and *Cause*<sub>IV</sub> = 1. For implementations of Release 1 of the architecture in which *Cause*<sub>IV</sub> = 1, the vector offset is as if *IntCtl*<sub>VS</sub> were 0. Table 6.8 combines these two tables into one that contains all possible vector addresses as a function of the state that can affect the vector selection. To avoid complexity in the table, the vector address value assumes that the *EBase* register, as implemented in Release 2 devices, is not changed from its reset state and that *IntCtl*<sub>VS</sub> is 0.

	Statu	S <sub>BEV</sub>
Exception	0	1
Reset, NMI	16#BFC	0.0000
EJTAG Debug (with ProbEn = 0 in the EJTAG_Control_register)	16#BFC	0.0480
EJTAG Debug (with ProbEn = 1 in the EJTAG_Control_register)	16#FF2	0.0200
Cache Error	For Release 1 of the architecture: 16#A000.0000 For Release 2 of the architecture: EBase <sub>3130</sub>    1    EBase <sub>2812</sub>    16#000 Note that EBase <sub>3130</sub> have the fixed value 2#10	16#BFC0.0300
Other	For Release 1 of the architecture: 16#8000.0000 For Release 2 of the architecture: EBase <sub>3112</sub>    16#000 Note that EBase <sub>3130</sub> have the fixed value 2#10	16#BFC0.0200
	'  ' denotes bit string concatenation	

Table 6.5 Exception Vector Base Addresses when SI\_UseExceptionBase equals 0

### Table 6.6 Exception Vector Base Addresses when SI\_UseExceptionBase equals 1

	Status <sub>BEV</sub>						
Exception	0	1					
Reset, NMI	2#10    SI_	ExceptionBase[29:12]    16#000					
EJTAG Debug (with ProbEn = 0 in the EJTAG_Control_register)	2#10   SI_:	ExceptionBase[29:12]    16#480					
EJTAG Debug (with ProbEn = 1 in the EJTAG_Control_register)	16#FF20.0200						
Cache Error	For Release 1 of the architecture: 16#A000.0000 For Release 2 of the architecture: EBase <sub>3130</sub>    1    EBase <sub>2812</sub>    16#000 Note that EBase <sub>3130</sub> have the fixed value 2#10	2#101    SI_ExceptionBase[28:12]    16#300					
Other	For Release 1 of the architecture: 16#8000.0000 For Release 2 of the architecture: EBase <sub>3112</sub>    16#000 Note that EBase <sub>3130</sub> have the fixed value 2#10	2#10    SI_ExceptionBase[29:12]    16#200					
	'  ' denotes bit string	concatenation					

### Table 6.7 Exception Vector Offsets

Exception	Vector Offset
TLB Refill, EXL = 0	16#000
General Exception	16#180
Interrupt, $Cause_{IV} = 1$	16#200 (In Release 2 implementations, this is the base of the vectored interrupt table when Status <sub>BEV</sub> = 0)
Reset, NMI	None (Uses Reset Base Address)

### **Table 6.8 Exception Vectors**

Exception	Sl_UseExceptionBase	Status <sub>BEV</sub>	Status <sub>EXL</sub>	Cause <sub>IV</sub>	EJTAG ProbEn	Vector For Release 2 Implementations, assumes that EBase retains its reset state and that IntCtI <sub>VS</sub> = 0
Reset, NMI	0	X	x	x	x	16#BFC0.0000
Reset, NMI	1	x	x	х	x	2#10    SI_ExceptionBase[29:12]    16#000

MIPS32® 34K<sup>™</sup> Processor Core Family Software User's Manual, Revision 01.02

I

Exception	Sl_UseExceptionBase	Status <sub>BEV</sub>	Status <sub>EXL</sub>	Cause <sub>IV</sub>	EJTAG ProbEn	Vector For Release 2 Implementations, assumes that EBase retains its reset state and that IntCtI <sub>VS</sub> = 0
EJTAG Debug	0	х	X	X	0	16#BFC0.0480
EJTAG Debug	1	х	x	x	0	2#10    SI_ExceptionBase[29:12]    16#480
EJTAG Debug	х	х	x	х	1	16#FF20.0200
TLB Refill	0	0	1	x	x	16#8000.0180
TLB Refill	0	1	0	х	x	16#BFC0.0200
TLB Refill	1	1	0	х	x	2#10    SI_ExceptionBase[29:12]    16#200
TLB Refill	0	1	1	x	x	16#BFC0.0380
TLB Refill	1	1	1	x	x	2#10    SI_ExceptionBase[29:12]    16#380
Cache Error	0	0	x	x	x	16#A000.0100
Cache Error	0	1	x	x	x	16#BFC0.0300
Cache Error	1	1	x	x	x	2#101    SI_ExceptionBase[28:12]    16#300
Interrupt	х	0	0	0	x	16#8000.0180
Interrupt	х	0	0	1	x	16#8000.0200
Interrupt	0	1	0	0	x	16#BFC0.0380
Interrupt	1	1	0	0	x	2#10    SI_ExceptionBase[29:12]    16#380
Interrupt	0	1	0	1	x	16#BFC0.0400
Interrupt	1	1	0	1	x	2#10    SI_ExceptionBase[29:12]    16#400
All others	0	0	x	x	x	16#8000.0180
All others	0	1	x	x	x	16#BFC0.0380
All others	1	1	x	x	x	2#10    SI_ExceptionBase[29:12]    16#380

### Table 6.8 Exception Vectors (Continued)

# 6.6 General Exception Processing

With the exception of Reset, NMI, cache error, and EJTAG Debug exceptions, which have their own special processing as described below, exceptions have the same basic processing flow:

If the EXL bit in the *Status* register is zero, the *EPC* register is loaded with the PC at which execution will be restarted and the BD bit is set appropriately in the *Cause* register (see Table 7.33). The value loaded into the *EPC* register is dependent on whether the processor implements the MIPS16 ASE, and whether the instruction is in the delay slot of a branch or jump which has delay slots. Table 6.9 shows the value stored in each of the CP0 PC registers, including *EPC*. For implementations of Release 2 of the Architecture if *Status*<sub>BEV</sub> = 0, the CSS field in the *SRSCtl* register is copied to the PSS field, and the CSS value is loaded from the appropriate source.

1

If the EXL bit in the *Status* register is set, the *EPC* register is not loaded and the BD bit is not changed in the *Cause* register. For implementations of Release 2 of the Architecture, the *SRSCtl* register is not changed.

MIPS16 Implemented?	In Branch/Jump Delay Slot?	Value stored in EPC/ErrorEPC/DEPC
No	No	Address of the instruction
No	Yes	Address of the branch or jump instruction (PC-4)
Yes	No	Upper 31 bits of the address of the instruction, combined with the <i>ISA Mode</i> bit
Yes	Yes	Upper 31 bits of the branch or jump instruction (PC-2 in the MIPS16 ISA Mode and PC-4 in the 32-bit ISA Mode), combined with the <i>ISA Mode</i> bit

Table 6.9 Value Stored in EPC, ErrorEPC, or DEPC on an Exception

- The CE, and ExcCode fields of the *Cause* registers are loaded with the values appropriate to the exception. The CE field is loaded, but not defined, for any exception type other than a coprocessor unusable exception.
- The EXL bit is set in the Status register.
- The processor is started at the exception vector.

The value loaded into *EPC* represents the restart address for the exception and need not be modified by exception handler software in the normal case. Software need not look at the BD bit in the *Cause* register unless it wishes to identify the address of the instruction that actually caused the exception.

Note that individual exception types may load additional information into other registers. This is noted in the description of each exception type below.

#### **Operation:**

```
/* If {\tt Status}_{\tt EXL} is 1, all exceptions go through the general exception vector */
/* and neither EPC nor {\tt Cause}_{\tt BD} nor <code>SRSCtl</code> are modified */
if Status_{EXL} = 1 then
    vectorOffset \leftarrow 16#180
else
    /* For implementations that include the MIPS16e ASE, calculate potential */
    /* PC adjustment for exceptions in the delay slot */
    if Configl_{CA} = 0 then
        restartPC \leftarrow PC
                                   /* Possible adjustment for delay slot */
        branchAdjust \leftarrow 4
    else
        restartPC \leftarrow PC<sub>31..1</sub> || ISAMode
        if (ISAMode = 0) or ExtendedMIPS16Instruction
            branchAdjust \leftarrow 4 /* Possible adjustment for 32-bit MIPS delay slot */
        else
            branchAdjust \leftarrow 2 _{} /* Possible adjustment for MIPS16 delay slot */
        endif
    endif
    if InstructionInBranchDelaySlot then
        EPC ← restartPC - branchAdjust/* PC of branch/jump */
        \texttt{Cause}_{\texttt{BD}} \ \leftarrow \ \texttt{1}
    else
        \texttt{EPC} \leftarrow \texttt{restartPC}
                                            /* PC of instruction */
        Cause_{BD} \leftarrow 0
```

```
endif
    /* Compute vector offsets as a function of the type of exception */
    NewShadowSet \leftarrow SRSCtl_{\rm ESS} /* Assume exception, Release 2 only */
    if ExceptionType = TLBRefill then
        vectorOffset \leftarrow 16#000
    elseif (ExceptionType = Interrupt) then
        if (Cause_{TV} = 0) then
             vectorOffset \leftarrow 16#180
        else
             if (Status_{\rm BEV} = 1) or (IntCtl_{\rm VS} = 0) then
                 vectorOffset \leftarrow 16#200
             else
                 if Config3_{VEIC} = 1 then
                     \texttt{VecNum} \leftarrow \texttt{Cause}_{\texttt{RIPL}}
                     NewShadowSet \leftarrow SRSCtl<sub>EICSS</sub>
                 else
                     VecNum ← VIntPriorityEncoder()
                     NewShadowSet \leftarrow SRSMap<sub>IPL</sub>×<sub>4+3..IPL</sub>×<sub>4</sub>
                 endif
                 vectorOffset \leftarrow 16#200 + (VecNum × (IntCtl<sub>vs</sub> || 2#00000))
             endif /* if (Status_{\rm BEV} = 1) or (IntCtl_{\rm VS} = 0) then */
        endif /* if (Cause<sub>IV</sub> = 0) then */
    endif /* elseif (ExceptionType = Interrupt) then */
    /* Update the shadow set information for an implementation of */
    /* Release 2 of the architecture */
    if ((ArchitectureRevision \geq 2) and (SRSCtl<sub>HSS</sub> > 0) and (Status<sub>BEV</sub> = 0) and
        (Status_{ERL} = 0)) then
        \texttt{SRSCtl}_{\texttt{PSS}} \leftarrow \texttt{SRSCtl}_{\texttt{CSS}}
        SRSCtl_{CSS} \leftarrow NewShadowSet
    endif
endif /* if Status_{EXL} = 1 then */
Cause_{CE} \leftarrow FaultingCoprocessorNumber
Cause_{ExcCode} \leftarrow ExceptionType
Status_{EXL} \leftarrow 1
if Configl_{CA} = 1 then
    ISAMode \leftarrow 0
endif
/* Calculate the vector base address */
if Status_{BEV} = 1 then
    vectorBase \leftarrow 16#BFC0.0200
else
    if ArchitectureRevision \geq 2 then
        /* The fixed value of \textsc{EBase}_{\textsc{31..30}} forces the base to be in kseg0 or kseg1 */
        vectorBase \leftarrow EBase<sub>31..12</sub> || 16#000
    else
        vectorBase ← 16#8000.0000
    endif
endif
/* Exception PC is the sum of vectorBase and vectorOffset */
PC \leftarrow vectorBase_{31..30} \parallel (vectorBase_{29..0} + vectorOffset_{29..0})
                                  /* No carry between bits 29 and 30 */
```

# 6.7 Debug Exception Processing

All debug exceptions have the same basic processing flow:

- The *DEPC* register is loaded with the program counter (PC) value at which execution will be restarted and the DBD bit is set appropriately in the *Debug* register. The value loaded into the *DEPC* register is the current PC if the instruction is not in the delay slot of a branch, or the PC-4 of the branch if the instruction is in the delay slot of a branch.
- The DSS, DBp, DDBL, DDBS, DIB and DINT bits (D\* bits at [5:0]) in the *Debug* register are updated appropriately depending on the debug exception type.
- Halt and Doze bits in the Debug register are updated appropriately.
- DM bit in the *Debug* register is set to 1.
- The processor is started at the debug exception vector.

The value loaded into *DEPC* represents the restart address for the debug exception and need not be modified by the debug exception handler software in the usual case. Debug software need not look at the DBD bit in the *Debug* register unless it wishes to identify the address of the instruction that actually caused the debug exception.

A unique debug exception is indicated through the DSS, DBp, DDBL, DDBS, DIB and DINT bits (D\* bits at [5:0]) in the *Debug* register.

No other CP0 registers or fields are changed due to the debug exception, thus no additional state is saved.

#### **Operation:**

```
if InstructionInBranchDelaySlot then
     DEPC \leftarrow PC-4
     \text{Debug}_{\text{DBD}} \leftarrow 1
else
     \texttt{DEPC} \ \leftarrow \ \texttt{PC}
     Debug_{DBD} \leftarrow 0
endif
Debug_{D^* bits at at [5:0]} \leftarrow DebugExceptionType
Debug_{Halt} \leftarrow HaltStatusAtDebugException
Debug<sub>Doze</sub> ← DozeStatusAtDebugException
\text{Debug}_{\text{DM}} \leftarrow 1
if EJTAGControlRegister<sub>ProbTrap</sub> = 1 then
     PC \leftarrow 0xFF20_0200
else
     PC \leftarrow 0xBFC0_0480
endif
```

The same debug exception vector location is used for all debug exceptions. The location is determined by the Prob-Trap bit in the EJTAG Control register (ECR), as shown in Table 6.10.

ProbTrap bit in ECR Register	Debug Exception Vector Address
0	0xBFC0_0480

Table 6.10 Debug	Exception	Vector	Addresses
------------------	-----------	--------	-----------

ProbTrap bit in ECR Register	Debug Exception Vector Address			
1	0xFF20_0200 in dmseg			

#### Table 6.10 Debug Exception Vector Addresses (Continued)

# 6.8 Exceptions

The following subsections describe each of the exceptions listed in the same sequence as shown in Table 6.1.

### 6.8.1 Reset Exception

A reset exception occurs when the *SI\_Reset* signal is asserted to the processor. This exception is not maskable. When a Reset exception occurs, the processor performs a full reset initialization, including aborting state machines, establishing critical state, and generally placing the processor in a state in which it can execute instructions from uncached, unmapped address space. On a Reset exception, the state of the processor is not defined, with the following exceptions:

- The Random register is initialized to the number of TLB entries 1.
- The Wired register is initialized to zero.
- The Config register is initialized with its boot state.
- The RP, BEV, TS, SR, NMI, and ERL fields of the Status register are initialized to a specified state.
- The I, R, and W fields of the WatchLo register are initialized to 0.
- The *ErrorEPC* register is loaded with PC-4 if the state of the processor indicates that it was executing an instruction in the delay slot of a branch. Otherwise, the *ErrorEPC* register is loaded with PC. Note that this value may or may not be predictable.
- PC is loaded with 0xBFC0\_0000.

### **Cause Register ExcCode Value:**

None

**Additional State Saved:** 

None

### **Entry Vector Used:**

Reset (0xBFC0\_0000)

### **Operation:**

# 6.8.2 Debug Single Step Exception

A debug single step exception occurs after the CPU has executed one/two instructions in non-debug mode, when returning to non-debug mode after debug mode. One instruction is allowed to execute when returning to a non jump/branch instruction, otherwise two instructions are allowed to execute since the jump/branch and the instruction in the delay slot are executed as one step. Debug single step exceptions are enabled by the SSt bit in the *Debug* register, and are always disabled for the first one/two instructions after a DERET.

The *DEPC* register points to the instruction on which the debug single step exception occurred, which is also the next instruction to single step or execute when returning from debug mode. So the *DEPC* will not point to the instruction which has just been single stepped, but rather the following instruction. The DBD bit in the *Debug* register is never set for a debug single step exception, since the jump/branch and the instruction in the delay slot is executed in one step.

Exceptions occurring on the instruction(s) executed with debug single step exception enabled are taken even though debug single step was enabled. For a normal exception (other than reset), a debug single step exception is then taken on the first instruction in the normal exception handler. Debug exceptions are unaffected by single step mode, e.g. returning to a SDBBP instruction with debug single step exceptions enabled causes a debug software breakpoint exception, and the *DEPC* will point to the SDBBP instruction. However, returning to an instruction (not supply branch) just before the SDBBP instruction, causes a debug single step exception with the *DEPC* pointing to the SDBBP instruction.

To ensure proper functionality of single step, the debug single step exception has priority over all other exceptions, except reset and soft reset.

### Debug Register Debug Status Bit Set

DSS

Additional State Saved

None

### **Entry Vector Used**

Debug exception vector

### 6.8.3 Debug Interrupt Exception

A debug interrupt exception is either caused by the EjtagBrk bit in the *EJTAG Control* register (controlled through the TAP), or caused by the debug interrupt request signal to the CPU.

The debug interrupt exception is an asynchronous debug exception which is taken as soon as possible, but with no specific relation to the executed instructions. The *DEPC* register is set to the instruction where execution should continue after the debug handler is through. The DBD bit is set based on whether the interrupted instruction was executing in the delay slot of a branch.

### **Debug** Register Debug Status Bit Set

DINT

### **Additional State Saved**

None

### **Entry Vector Used**

Debug exception vector

### 6.8.4 Non-Maskable Interrupt (NMI) Exception

A non maskable interrupt exception occurs when the *SI\_NMI* signal is asserted to the processor. *SI\_NMI* is an edge sensitive signal - only one NMI exception will be taken each time it is asserted. An NMI exception occurs only at instruction boundaries, so it does not cause any reset or other hardware initialization. The state of the cache, memory, and other processor states are consistent and all registers are preserved, with the following exceptions:

- The BEV, TS, SR, NMI, and ERL fields of the Status register are initialized to a specified state.
- The *ErrorEPC* register is loaded with PC-4 if the state of the processor indicates that it was executing an instruction in the delay slot of a branch. Otherwise, the *ErrorEPC* register is loaded with PC.
- PC is loaded with 0xBFC0\_0000.

### **Cause** Register ExcCode Value:

None

### **Additional State Saved:**

None

### **Entry Vector Used:**

Reset (0xBFC0\_0000)

### **Operation:**

# 6.8.5 Interrupt Exception

The interrupt exception occurs when one or more of the six hardware, two software, or timer interrupt requests is enabled by the *Status* register and the interrupt input is asserted. See Section 6.3 "Interrupts" for more details about the processing of interrupts.

#### **Register ExcCode Value:**

Int

### **Additional State Saved:**

Register State	Value
Cause <sub>IP</sub>	indicates the interrupts that are pending.

### Entry Vector Used:

See Section 6.3.2 "Generation of Exception Vector Offsets for Vectored Interrupts" for the entry vector used, depending on the interrupt mode the processor is operating in.

### 6.8.6 Debug Instruction Break Exception

A debug instruction break exception occurs when an instruction hardware breakpoint matches an executed instruction. The *DEPC* register and DBD bit in the *Debug* register indicate the instruction that caused the instruction hardware breakpoint to match. This exception can only occur if instruction hardware breakpoints are implemented.

### Debug Register Debug Status Bit Set:

DIB

**Additional State Saved:** 

None

### **Entry Vector Used:**

Debug exception vector

### 6.8.7 Watch Exception — Instruction Fetch or Data Access

The Watch facility provides a software debugging vehicle by initiating a watch exception when an instruction or data reference matches the address information stored in the *WatchHi* and *WatchLo* registers. A Watch exception is taken immediately if the EXL and ERL bits of the *Status* register are both zero and the DM bit of the *Debug* is also zero. If any of those bits is a one at the time that a watch exception would normally be taken, then the WP bit in the *Cause* register is set, and the exception is deferred until all three bits are zero. Software may use the WP bit in the *Cause* register to determine if the *EPC* register points at the instruction that caused the watch exception, or if the exception actually occurred while in kernel mode.

The Watch exception can occur on either an instruction fetch or a data access. Watch exceptions that occur on an instruction fetch have a higher priority than watch exceptions that occur on a data access.

### **Register ExcCode Value:**

WATCH

### **Additional State Saved:**

Register State	Value
Cause <sub>WP</sub>	Indicates that the watch exception was deferred until after $Status_{EXL}$ , $Status_{ERL}$ , and $Debug_{DM}$ were zero. This bit directly causes a watch exception, so software must clear this bit as part of the exception handler to prevent a watch exception loop at the end of the current handler execution.
WatchHi <sub>I,R,W</sub>	Set for the watch channel that matched, and indicates which type of match there was.

Table 6.12 Register States on a Watch Exception

### **Entry Vector Used:**

General exception vector (offset 0x180)

# 6.8.8 Address Error Exception — Instruction Fetch/Data Access

An address error exception occurs on an instruction or data access when an attempt is made to execute one of the following:

- Fetch an instruction, load a word, or store a word that is not aligned on a word boundary
- Load or store a halfword that is not aligned on a halfword boundary
- Reference the kernel address space from user mode

Note that in the case of an instruction fetch that is not aligned on a word boundary, PC is updated before the condition is detected. Therefore, both *EPC* and *BadVAddr* point to the unaligned instruction address. In the case of a data access the exception is taken if either an unaligned address or an address that was inaccessible in the current processor mode was referenced by a load or store instruction.

### **Cause** Register ExcCode Value:

ADEL: Reference was a load or an instruction fetch

ADES: Reference was a store

### Additional State Saved:

### Table 6.13 CP0 Register States on an Address Exception Error

Register State	Value
BadVAddr	failing address
Context <sub>VPN2</sub>	UNPREDICTABLE
EntryHi <sub>VPN2</sub>	UNPREDICTABLE
EntryLo0	UNPREDICTABLE
EntryLo1	UNPREDICTABLE

### **Entry Vector Used:**

General exception vector (offset 0x180)

# 6.8.9 TLB Refill Exception — Instruction Fetch or Data Access

During an instruction fetch or data access, a TLB refill exception occurs when no TLB entry matches a reference to a mapped address space and the EXL bit is 0 in the *Status* register. Note that this is distinct from the case in which an entry matches but has the valid bit off. In that case, a TLB Invalid exception occurs.

### **Cause** Register ExcCode Value:

TLBL: Reference was a load or an instruction fetch

TLBS: Reference was a store

### **Additional State Saved:**

Register State	Value
BadVAddr	failing address.
Context	The BadVPN2 field contains $VA_{31:13}$ of the failing address.
EntryHi	The VPN2 field contains $VA_{31:13}$ of the failing address; the ASID field contains the ASID of the reference that missed.
EntryLo0	UNPREDICTABLE
EntryLo1	UNPREDICTABLE

Table 6.14 CP0 Register States on a TLB Refill Exception

### Entry Vector Used:

TLB refill vector (offset 0x000) if  $Status_{EXL} = 0$  at the time of exception;

general exception vector (offset 0x180) if  $Status_{EXL} = 1$  at the time of exception

# 6.8.10 TLB Invalid Exception — Instruction Fetch or Data Access

During an instruction fetch or data access, a TLB invalid exception occurs in one of the following cases:

- No TLB entry matches a reference to a mapped address space; and the EXL bit is 1 in the Status register.
- A TLB entry matches a reference to a mapped address space, but the matched entry has the valid bit off.

### **Cause** Register ExcCode Value:

TLBL: Reference was a load or an instruction fetch

TLBS: Reference was a store

#### Additional State Saved:

Register State	Value
BadVAddr	failing address
Context	The BadVPN2 field contains $VA_{31:13}$ of the failing address.
EntryHi	The VPN2 field contains $VA_{31:13}$ of the failing address; the ASID field contains the ASID of the reference that missed.
EntryLo0	UNPREDICTABLE
EntryLo1	UNPREDICTABLE

Table 6.15 CP0 Register States on a TLB Invalid Exception

#### **Entry Vector Used:**

General exception vector (offset 0x180)

# 6.8.11 Cache Error Exception

A cache error exception occurs when an instruction or data reference detects a cache tag or data error. This exception is not maskable. Because the error was in a cache, the exception vector is to an unmapped, uncached address. This exception can be imprecise and the ErrorEPC may not point to the instruction that saw the errorIn the 34K, the cache memory may be shared between multiple VPEs on a virtual multiprocessor. In the event of a cache parity or other data integrity error, all VPEs sharing the cache may be affected, and all must take a Cache Error exception. It is the responsibility of software to coordinate any diagnostics or re-initialization of the shared cache, communicating by means other than cached storage.

L2 cache errors are considered to be imprecise. An L2 cache error on a data load operation can potentially corrupt the target GPR.

#### **Cause** Register ExcCode Value

N/A

#### **Additional State Saved**

#### Table 6.16 CP0 Register States on a Cache Error Exception

Register State	Value
CacheErr	Error state
ErrorEPC	Restart PC

### **Entry Vector Used**

Cache error vector (offset 16#100)

# 6.8.12 Bus Error Exception — Instruction Fetch or Data Access

A bus error exception occurs when an instruction or data access makes a bus request (due to a cache miss or an uncacheable reference) and that request terminates in an error. The bus error exception can occur on either an instruc-

tion fetch or a data read. Bus error exceptions cannot be generated on data writes. Bus error exceptions that occur on an instruction fetch have a higher priority than bus error exceptions that occur on a data access.

Bus Error exceptions on instruction fetch (IBE) are precise. Bus errors on data load operations (DBE) are considered to be imprecise. These errors are taken when the ERR code is returned on the *OC\_SResp* input. Bus errors on data load operations can potentially corrupt the target GPR.

In the 34K, a DBE is delivered to the VPE where the operation was issued. A DBE exception may thus be taken by a TC other than the one which issued the failing operation. A per-TC TBE bit is defined to allow exception handlers to determine which TC(s) were associated with the failed bus transaction. If a DBE results from an operation that was combined across VPEs, a DBE exception must be delivered to all VPEs affected. Where the origin of the failure cannot be determined, all VPEs in a processor must take a DBE exception.

#### **Cause** Register ExcCode Value:

IBE: Error on an instruction reference

DBE: Error on a data reference

#### **Additional State Saved:**

None

#### **Entry Vector Used:**

General exception vector (offset 0x180)

# 6.8.13 Debug Software Breakpoint Exception

A debug software breakpoint exception occurs when an SDBBP instruction is executed. The *DEPC* register and DBD bit in the *Debug* register will indicate the SDBBP instruction that caused the debug exception.

#### **Debug Register Debug Status Bit Set:**

DBp

#### Additional State Saved:

None

#### **Entry Vector Used:**

Debug exception vector

# 6.8.14 Execution Exception — System Call

The system call exception is one of the execution exceptions. All of these exceptions have the same priority. A system call exception occurs when a SYSCALL instruction is executed.

#### **Cause Register ExcCode Value:**

Sys

#### **Additional State Saved:**

None

#### **Entry Vector Used:**

General exception vector (offset 0x180)

MIPS32® 34K<sup>™</sup> Processor Core Family Software User's Manual, Revision 01.02

# 6.8.15 Execution Exception — Breakpoint

The breakpoint exception is one of the execution exceptions. All of these exceptions have the same priority. A breakpoint exception occurs when a BREAK instruction is executed.

### **Cause** Register ExcCode Value:

Вр

## **Additional State Saved:**

None

### **Entry Vector Used:**

General exception vector (offset 0x180)

# 6.8.16 Execution Exception — Reserved Instruction

The reserved instruction exception is one of the execution exceptions. All of these exceptions have the same priority. A reserved instruction exception occurs when a reserved or undefined major opcode or function field is executed. This includes Coprocessor 2 instructions which are decoded reserved in the Coprocessor 2.

### Cause Register ExcCode Value:

RI

### **Additional State Saved:**

None

# **Entry Vector Used:**

General exception vector (offset 0x180)

# 6.8.17 Execution Exception — Coprocessor Unusable

The coprocessor unusable exception is one of the execution exceptions. All of these exceptions have the same priority. A coprocessor unusable exception occurs when an attempt is made to execute a coprocessor instruction for one of the following:

- a corresponding coprocessor unit that has not been marked usable by setting its CU bit in the Status register
- CP0 instructions, when the unit has not been marked usable, and the processor is executing in user mode

# Cause Register ExcCode Value:

CpU

### **Additional State Saved:**

Register State	Value
Cause <sub>CE</sub>	unit number of the coprocessor being referenced

#### **Entry Vector Used:**

General exception vector (offset 0x180)

# 6.8.18 Execution Exception — CorExtend block Unusable

The CorExtend block unusable exception is one of the execution exceptions. All of these exceptions have the same priority. A CEU exception occurs when an attempt is made to execute a CorExtend instruction when the CEE bit in the *Status* register is not set. It is dependent on the implementation of the CorExtend block, but this exception should be taken on any CorExtend instruction that modifies local state within the CorExtend block and can optionally be taken on other CorExtend instructions.

#### **Cause** Register ExcCode Value:

CEU

#### **Additional State Saved:**

None

#### **Entry Vector Used:**

General exception vector (offset 0x180)

# 6.8.19 Execution Exception — Floating Point Exception

A floating point exception is initiated by the floating point coprocessor.

### **Cause** Register ExcCode Value:

FPE

### **Additional State Saved:**

### Table 6.18 Register States on a Floating Point Exception

Register State	Value
FCSR	Indicates the cause of the floating point exception

### **Entry Vector Used:**

General exception vector (offset 0x180)

# 6.8.20 Execution Exception — Integer Overflow

The integer overflow exception is one of the execution exceptions. All of these exceptions have the same priority. An integer overflow exception occurs when selected integer instructions result in a 2's complement overflow.

### Cause Register ExcCode Value:

Ov

### **Additional State Saved:**

None

#### **Entry Vector Used:**

General exception vector (offset 0x180)

# 6.8.21 Execution Exception — Trap

The trap exception is one of the execution exceptions. All of these exceptions have the same priority. A trap exception occurs when a trap instruction results in a TRUE value.

#### **Cause** Register ExcCode Value:

Tr

**Additional State Saved:** 

None

### **Entry Vector Used:**

General exception vector (offset 0x180)

# 6.8.22 Execution Exception — C2E

A C2E exception is signalled from the optional coprocessor2 block on a coprocessor instruction.

### **Cause** Register ExcCode Value:

C2E

### **Additional State Saved:**

None

### Entry Vector Used:

General exception vector (offset 0x180)

# 6.8.23 Execution Exception — IS1

An IS1 exception is signalled from the optional coprocessor2 block on a coprocessor instruction.

### **Cause** Register ExcCode Value:

IS1

### **Additional State Saved:**

None

# Entry Vector Used:

General exception vector (offset 0x180)

# 6.8.24 Execution Exceptions — MT\_ov, MT\_under, MT\_invalid, MT\_yield\_sched

- MT\_ov A Thread Overflow condition on a FORK, where a TC allocation request cannot be satisfied.
- **MT\_under** A Thread Underflow condition on a YIELD, where the termination and deallocation of a thread leaves no dynamically allocatable TCs activated on a VPE.
- **MT\_invalid** An Invalid qualifier condition, where a YIELD instruction specifies an invalid condition for resuming execution.
- **MY\_yield\_sched** A YIELD scheduler exception, where a valid YIELD instruction would have caused a rescheduling of a TC, and the YIELD Intercept bit is set.

### **Cause** Register ExcCode Value:

Thread.

### **Additional State Saved:**

There is a sub-cause filed in *VPEControl*[EXCPT], which indicates the type of Thread exception. Table 6.19 shows the different Thread Exception Codes.

Value	Exception
0	MT_ov
1	MT_under
2	MT_invalid
3	MT_gs
4	MT_yield_sched
5	MT_gss

### Table 6.19 Thread exception codes in VPEControl[EXCPT]

# **Entry Vector Used:**

General exception vector (offset 0x180)

# 6.8.25 Thread Exceptions — MT\_gs, MT\_gss

- MT\_gs A Gating Storage exception condition, where implementation dependent logic associated with gating or inter-thread communication (ITC) storage requires software intervention.
- **MT\_gss** A Gating Storage Scheduler exception, where a Gating Storage load or store would have blocked and caused a rescheduling of a TC, and the GS Intercept bit is set.

### **Cause** Register ExcCode Value:

Thread.

### **Additional State Saved:**

There is a sub-cause filed in *VPEControl*[EXCPT], which indicates the type of Thread exception. Table 6.19 shows the different Thread Exception Codes.

# **Entry Vector Used:**

General exception vector (offset 0x180)

# 6.8.26 Debug Data Break Exception

A debug data break exception occurs when a data hardware breakpoint matches the load/store transaction of an executed load/store instruction. The *DEPC* register and DBD bit in the *Debug* register will indicate the load/store instruction that caused the data hardware breakpoint to match. The load/store instruction that caused the debug exception has not completed e.g. not updated the register file, and the instruction can be re-executed after returning from the debug handler.

# Debug Register Debug Status Bit Set:

DDBL for a load instruction or DDBS for a store instruction

### Additional State Saved:

None

### **Entry Vector Used:**

Debug exception vector

# 6.8.27 TLB Modified Exception — Data Access

During a data access, a TLB modified exception occurs on a store reference to a mapped address if the following condition is true:

• The matching TLB entry is valid, but not dirty.

### **Cause** Register ExcCode Value:

Mod

### **Additional State Saved:**

Table 6.20 Register States on a	TLB Modified Exception
---------------------------------	------------------------

Register State	Value
BadVAddr	failing address
Context	The BadVPN2 field contains $VA_{31:13}$ of the failing address.
EntryHi	The VPN2 field contains $VA_{31:13}$ of the failing address; the ASID field contains the ASID of the reference that missed.
EntryLo0	UNPREDICTABLE
EntryLo1	UNPREDICTABLE

### **Entry Vector Used:**


General exception vector (offset 0x180)

# 6.9 Exception Handling and Servicing Flowcharts

The remainder of this chapter contains flowcharts for the following exceptions and guidelines for their handlers:


- General exceptions and their exception handler
- TLB miss exception and their exception handler
- Reset and NMI exceptions, and a guideline to their handler.
- Debug exceptions

Generally speaking, the exceptions are handled by hardware; the exceptions are then serviced by software. Note that unexpected debug exceptions to the debug exception vector at 0xBFC0\_0200 may be viewed as a reserved instruction since uncontrolled execution of an SDBBP instruction caused the exception. The DERET instruction must be used at return from the debug exception handler, in order to leave debug mode and return to non-debug mode. The DERET instruction returns to the address in the *DEPC* register.



#### Figure 6.3 General Exception Handler (HW)

Exceptions other than Reset, NMI, or first-level TLB missNote: Interrupts can be masked by IE or IMs and Watch is masked if EXL = 1



### Figure 6.4 General Exception Servicing Guidelines (SW)





Figure 6.5 TLB Miss Exception Handler (HW)



# Figure 6.6 TLB Exception Servicing Guidelines (SW)




Figure 6.7 Reset and NMI Exception Handling and Servicing Guidelines

# CP0 Registers of the 34K<sup>™</sup> Core

The System Control Coprocessor (CP0) provides the register interface to the 34K processor core and supports memory management, address translation, exception handling, and other privileged operations. Each CP0 register has a unique number that identifies it; this number is referred to as the *register number*. For instance, the *PageMask* register is register number 5. A register may also have a select After updating a CP0 register there is a hazard period of zero or more instructions from the update instruction (MTC0) and until the effect of the update has taken place in the core.

This chapter contains the following sections:

- Section 7.1 "CP0 Register Summary"
- Section 7.2 "CP0 Register Descriptions"

# 7.1 CP0 Register Summary

Table 7.1 lists the CP0 registers in numerical order. The individual registers are described throughout this chapter.

Register		ster			Per		
Number	Select	Name	Function	VPE	тс	Proc	
0	0	Index <sup>1</sup>	Index into the TLB array. This register is reserved if the TLB is not implemented.	X			
0	1	MVPControl	CPU-wide multithreading control.			X	
0	2-3	MVPConf0-1	CPU's multithreading resources			X	
1	0	Random <sup>1</sup>	Randomly generated index into the TLB array. This register is reserved if the TLB is not implemented.	X			
1	1	VPEControl	VPE control and status	X			
1	2-3	VPEConf0-1	Initializable per-VPE resource lists	X			
1	4	YQMask	Defines valid inputs for yield instruction	X			
1	5	VPESchedule	Per-VPE thread policy hints	X			
1	6	VPEScheFBack	Per-VPE information from policy manager	X			
1	7	VPEOpt	Per-VPE cache-way inhibition	X			
2	0	EntryLo0 <sup>1</sup>	Low-order portion of the TLB entry for even-numbered virtual pages. This register is reserved if the TLB is not implemented.				
2	1	TCStatus	Status and control for each TC		X		
2	2	TCBind	VPE affiliation and own TC number of this TC		X		
2	3	TCRestart	Where this TC will next fetch code from		X		

#### Table 7.1 CP0 Registers

MIPS32® 34K<sup>™</sup> Processor Core Family Software User's Manual, Revision 01.02

Register		ster	r l	Per		
Number	Select	Name	Function	VPE	тс	Proc
2	4	TCHalt	Set 1 to freeze the TC for inspection/modification		X	+
2	5	TCContext	Read/write scratch register for OS to maintain thread ID		X	
2	6	TCSchedule	Per-TC thread scheduling hints		X	
2	7	TCScheFBack	Per-TC information from policy manager		X	
3	0	EntryLo1 <sup>1</sup>	Low-order portion of the TLB entry for odd-numbered virtual pages. This register is reserved if the TLB is not implemented.	X		
4	0	Context <sup>2</sup>	Pointer to page table entry in memory. This register is reserved if the TLB is not implemented.	X		
5	0	PageMask	PageMask controls the variable page sizes in TLB entries. This reg- ister is reserved if the TLB is not implemented.	X		
6	0	Wired <sup>1</sup>	Controls the number of fixed ("wired") TLB entries. This register is reserved if the TLB is not implemented.	X		
6	1-5	SRSConf0-4	Write these to use TCs as shadow registers	X		
7	0	HWREna	Enables access via the RDHWR instruction to selected hardware registers in non-privileged mode.	Х		
8	0	BadVAddr <sup>2</sup>	Reports the address for the most recent address-related exception.	X		
9	0	Count <sup>2</sup>	Processor cycle count.	X		
10	0	EntryHi <sup>1</sup>	High-order portion of the TLB entry. This register is reserved if the TLB is not implemented.	X	X <sup>3</sup>	
11	0	Compare <sup>2</sup>	Timer interrupt control.	X		
12	0	Status <sup>2</sup>	Processor status and control.	X	X <sup>4</sup>	
12	1	IntCtl <sup>2</sup>	Setup for interrupt vector and interrupt priority features.	X		
12	2	SRSCtl <sup>2</sup>	Shadow register set selectors	X		
12	3	SRSMap <sup>2</sup>	In vectored interrupt mode, determines which shadow set is used for each interrupt source.	X		
13	0	Cause <sup>2</sup>	Cause of last exception.	X		1
14	0	EPC <sup>2</sup>	Program counter at last exception.	X		1
15	0	PRId	Processor identification and revision.	X		
15	1	EBase	Exception base address.	X		1
16	0	Config	Configuration register.	X		
16	1-2	Config1-2	Configuration for MMU, caches etc.	X		
16	3	Config3	Interrupt and ASE capabilities	X		1
16	7	Config7	34K family-specific configuration register.	X		
17	0	LLAddr	Address associated with last LL instruction of a "load-linked/store- conditional" instruction pair.	X		
18	0-1	WatchLo0-1 <sup>2</sup>	Low-order watchpoint address associated with instruction watch- points.	X		
18	2-3	WatchLo2-3 <sup>2</sup>	Low-order watchpoint address associated with data watchpoints.	X		

# Table 7.1 CP0 Registers (Continued)

MIPS32® 34K™ Processor Core Family Software User's Manual, Revision 01.02

Register		ster		Per		
Number	Select	Name	Function	VPE	тс	Proc
19	0-1	WatchHi0-1 <sup>2</sup>	High-order watchpoint address used for instruction watchpoints.	X		
19	2-3	WatchHi2-3 <sup>2</sup>	High-order watchpoint address used for data watchpoints.	X		
23	0	Debug <sup>5</sup>	EJTAG Debug register.	X		
24	0	DEPC <sup>5</sup>	Restart address from last EJTAG debug exception.	X		
25	0	PerfCtl0	Performance counter 0 control.			X
25	1	PerfCnt0	Performance counter 0.			X
25	2	PerfCtl1	Performance counter 1 control.			X
25	3	PerfCnt1	Performance counter 1.			X
25	4	PerfCtl2	Performance counter 2 control.			X
25	5	PerfCnt2	Performance counter 2.			X
25	6	PerfCtl3	Performance counter 3 control.			X
25	7	PerfCnt3	Performance counter 3.			X
26	0	ErrCtl	Software test enable of way-select and Data RAM arrays for I-Cache and D-Cache.	X		
27	0	CacheErr	Records information about cache parity errors	X		
28	0	TagLo0	Cache tag read/write interface for I-cache.	X		
28	1	DataLo0	Low-order data read/write interface for I-cache.	X		
28	2	TagLo1	Cache tag read/write interface for D-cache.	X		
28	3	DataLo1	Low-order data read/write interface for D-cache.	X		
28	4	TagLo2	Cache tag read/write interface for L2-cache.	X		
28	5	DataLo2	Low-order data read/write interface for L2-cache.	X		
29	0	DataHi0	Upper bits for I-cache interface. This is only accessible in 64-bit units.	X		
29	4	DataHi2	Upper bits for L2-cache	X		
30	3	ErrorEPC <sup>2</sup>	Program counter at last error.	X		
31	0	DeSAVE <sup>5</sup>	Debug handler scratchpad register.	X		

## Table 7.1 CP0 Registers (Continued)

1. Registers used in memory management.

2. Registers used in exception processing.

3. ASID per-TC. See Section 7.2.27 "EntryHi Register (CP0 Register 10, Select 0)".

4. KSU and CU0-3 per-TC. See Section 7.2.29 "Status Register (CP0 Register 12, Select 0)".

5. Registers used in debug.

I

# 7.2 CP0 Register Descriptions

The CP0 registers provide the interface between the ISA and the architecture. Each register is discussed below, with the registers presented in numerical order, first by register number, then by select field number.

For each register described below, field descriptions include the read/write properties of the field, and the reset state of the field. For single bit fields, the name is truncated to a single character which is then shown outside brackets in

MIPS32® 34K<sup>™</sup> Processor Core Family Software User's Manual, Revision 01.02

the Fields|Name column; for example, (*TLB*)S for the TLB Sharable bit in the *MVPConf0* register. For the read/write properties of the field, the following notation is used:

Notation	Hardware Interpretation	Software Interpretation				
R/W	A field in which all bits are readable and writable by soft Hardware updates of this field are visible by software reads. If the reset state of this field is "Undefined," either softw read will return a predictable value. This should not be c behavior.	ds. Software updates of this field are visible by hardware are or hardware must initialize the value before the first				
R	A field that is either static or is updated only by hard- ware. If the Reset State of this field is either "0" or "Preset", hardware initializes this field to zero or to the appropri- ate state, respectively, on powerup. If the Reset State of this field is "Undefined", hardware updates this field only under those conditions specified in the description of the field.	A field to which the value written by software is ignored by hardware. Software may write any value to this field without affecting hardware behavior. Software reads of this field return the last value updated by hardware. If the Reset State of this field is "Undefined," software reads of this field result in an <b>UNPREDICTABLE</b> value except after a hardware update done under the conditions specified in the description of the field.				
W	A field that can be written by software but which can not Software reads of this field will return an <b>UNDEFINED</b>					
0	A field that hardware does not update, and for which hardware can assume a zero value.	A field to which the value written by software must be zero. Software writes of non-zero values to this field may result in <b>UNDEFINED</b> behavior of the hardware. Software reads of this field return zero as long as all previous software writes are zero. If the Reset State of this field is "Undefined," software must write this field with zero before it is guaranteed to read as zero.				

#### Table 7.2 CP0 Register Field Types

# 7.2.1 Index Register (CP0 Register 0, Select 0)

The *Index* register is a 32-bit read/write register that contains the index used to access the TLB for TLBP, TLBR, and TLBWI instructions. The width of the index field is implementation-dependent as a function of the number of TLB entries that are implemented. The minimum value for TLB-based MMUs is  $Ceiling(Log_2(TLBEntries))$ .

The operation of the processor is **UNDEFINED** if a value greater than or equal to the number of TLB entries is written to the *Index* register.

This register is only valid with the TLB. It is reserved if the FM is implemented.

### Figure 7.1 Index Register Format

31	30 6	5	(	0
Р	0		Index	

MIPS32® 34K™ Processor Core Family Software User's Manual, Revision 01.02

Fie	lds		Read /	
Name	Bit(s)	Description	Write	Reset State
Р	31	Probe Failure. Set to 1 when the previous TLBProbe (TLBP) instruction failed to find a match in the TLB.	R/W	Undefined
0	30:6	Must be written as zeros; returns zeros on reads.	0	0
Index	5:0	Index to the TLB entry affected by the TLBRead and TLBWrite instructions. For 16 or 32 entry TLBs, behavior is undefined if index points to a non-existent entry.	R/W	Undefined

## **Table 7.3 Index Register Field Descriptions**

# 7.2.2 MVPControl Register (CP0 Register 0, Select 1)

The *MVPControl* register is a read/write per-CPU control/status register. This register is writable only when  $VPEConfO_{MVP}$  is set.

# Figure 7.2 MVPControl Register Format

31	4	3	2	1	0
0		CPA	STLB	VPC	EVP

### Table 7.4 MVPControl Register Field Descriptions

Fie	lds		Read /		
Name	Bit(s)	Description	Write	Reset State	
0	31:4	Must be written as zeros; returns zeros on reads.	0	0	
СРА	3	Cache Partitioning Active: If set, the <i>IWX</i> and <i>DWX</i> fields of the <i>VPEOpt</i> register control the allocation of cache lines.	R/W	0	
STLB	2	Set to enable TLB sharing between VPEs. Unset to disable TLB sharing.	R/W	0	
VPC	1	Set to write to configuration register fields which are otherwise read- only on conventional MIPS32 <sup>®</sup> CPUs. Unset to make the fields in the ConfigNN registers read-only.	R/W	0	
EVP	0	Set to execute instructions for all threads. Unset to execute instruc- tions only for the thread which is running when this bit is cleared. Set and cleared by the EVPE/DVPE instructions.	R/W	0	

# 7.2.3 MVPConf0-1 Registers (CP0 Register 0, Select 2-3)

The *MVPConf0-1* registers provide read-only multithreading-specific configuration information.

# Figure 7.3 MVPConf0 Register Format

31 30	29 2	8 27	26	25 1	6	15	14	13 10	9	8	7 0	)
M 0	TLBS G	S PCP	0	PTLBE		TCA	0	PVPE	(	)	PTC	

MIPS32® 34K<sup>™</sup> Processor Core Family Software User's Manual, Revision 01.02

Fie	lds		Read /	
Name	Bit(s)	Description	Write	Reset State
М	31	This bit reads 1 if the <i>MVPConf1</i> register is present, otherwise it reads 0.	R	1
TLBS	29	TLB Sharable: Indicates that TLB sharing amongst all VPEs is possible. TLB sharing is enabled by the <i>STLB</i> bit of the <i>MVPControl</i> register.	R	1 if both VPEs have TLB
GS	28	Gating Storage Present. Indicates that the processor is configured to support gating storage operations. Externally set on reset based on <i>IT_num_entries</i> . If <i>IT_num_entries</i> is greater than zero, this bit is set to 1.	R	Preset
РСР	27	Programmable Cache Partitioning: If set, indicates that the alloca- tion behavior of the "ways" of the primary instruction and data caches can be controlled via the <i>VPEOpt</i> register's <i>IWX</i> and <i>DWX</i> fields.	R	1 if multiple VPEs
PTLBE	25:16	Total processor compliment of allocatable TLB entry pairs.TLB configuration is fixed, so PTLBE is zero.	R	0
TCA	15	TCs Allocatable: If set, TCs may be assigned to VPEs by writing the <i>CurVPE</i> field of the <i>TCBind</i> register of each TC while the <i>VPC</i> bit of <i>MVPControl</i> is set.	R	1
PVPE	13:10	Total processor compliment of VPE contexts - 1.	R	Preset: 0 or 1
PTC	7:0	Total processor compliment of TCs - 1.	R	Preset: 0 to 8
0	30, 26, 14, 9:8	Must be written as zeros; returns zeros on reads.	0	0

# Table 7.5 MVPConf0 Register Field Descriptions

# Figure 7.4 MVPConf1 Register Format

31	31 30 29 28 27			19 18	17 10	0987			
C1M	C1F	0	РСХ	0	PCP2	0	PCP1		

# Table 7.6 MVPConf1 Register Field Descriptions

Fie	lds		Read /	
Name	Bit(s)	Description	Write	Reset State
C1M	31	If set, floating point unit (co-processor 1) implements the MDMX <sup>TM</sup> extension to the instruction set.	R	Preset
C1F	30	If set, floating point unit (co-processor 1) implements 64-bit instruc- tions	R	Preset
PCX	27:20	Number of register set contexts available for CorExtend <sup>TM</sup> .	R	Preset
PCP2	17:10	Number of register set contexts available for co-processor 2.	R	Preset
PCP1	7:0	Number of register set contexts available for co-processor 1.	R	Preset
0	29:28, 19:18, 9:8	Must be written as zeros; returns zeros on reads.	0	0

# 7.2.4 Random Register (CP0 Register 1, Select 0)

The *Random* register is a read-only register whose value is used to index the TLB during a TLBWR instruction. The width of the Random field is calculated in the same manner as that described for the *Index* register above.

The value of the register varies between an upper and lower bound as follow:

- A lower bound is set by the number of TLB entries reserved for exclusive use by the operating system (the contents of the *Wired* register). The entry indexed by the *Wired* register is the first entry available to be written by a TLB Write Random operation.
- An upper bound is set by the total number of TLB entries minus 1.

The *Random* register is decremented by one almost every clock, wrapping after the value in the *Wired* register is reached. To enhance the level of randomness and reduce the possibility of a live lock condition, an LFSR register is used which prevents the decrement pseudo-randomly.

The processor initializes the *Random* register to the upper bound on a Reset exception and when the *Wired* register is written.

This register is only valid with the TLB. It is reserved if the FM is implemented.

### Figure 7.5 Random Register Format

31 6	5		0
0		Random	

Fie	lds		Read /		
Name	Bit(s)	Description	Write	Reset State	
0	31:6	Must be written as zero; returns zero on reads.	0	0	
Random	5:0	TLB Random Index	R	TLB Entries - 1	

### Table 7.7 Random Register Field Descriptions

# 7.2.5 VPEControl Register (CP0 Register 1, Select 1)

The VPEControl register contains per-VPE status and control fields for exception and MFTR/MTTR instruction support.

### Figure 7.6 VPEControl Register Format

31	22 21	20	19	18 16	15	14 8	3 7	0	
0	YSI	GSI	0	EXCPT	TE	0	TargTC		

### **Table 7.8 VPEControl Register Field Descriptions**

Fie	lds		Read /	
Name	Bit(s)	Description	Write	Reset State
0	31:22, 19, 14:8	Must be written as zeros; returns zeros on reads.	0	0

MIPS32® 34K<sup>™</sup> Processor Core Family Software User's Manual, Revision 01.02

Fie	lds			Read /	
Name	Bit(s)	-	Description	Write	Reset State
YSI	21		ad that would be blocked by a YIELD instruction can y exception processing).	R/W	0
GSI	20	-	ad that would be blocked by a gating storage access d (by exception processing).	R/W	0
EXCPT	18:16	Encodes the ca	ause of the last thread exception:	R/W	Undefined
		Encoding	Description		
		0	Thread underflow on YIELD.		
		1	Thread overflow on FORK.		
		2	Bad qualifier fed to YIELD.		
		3	Exception on gating storage operation		
		4	YIELD which would have blocked run while $VPEControl_{YSI}$ is set to 1.		
		5	Gating storage access which would have blocked attempted while <i>VPEControl</i> <sub>GSI</sub> is set to 1.		
TE	15		reading is enabled. If unset, only one TC is allowed to ons. Normally set/unset using the DMT/EMT instruc-	R/W	0
TargTC	7:0	Selects the TC MFTR instruc	number of the "other thread context" in the MTTR/ tions.	R/W	Undefined

Table 7.8 VPEControl Register	r Field Descriptions	(Continued)
-------------------------------	----------------------	-------------

# 7.2.6 VPEConf0-1 Register (CP0 Register 1, Select 2,3)

The VPEConf0-1 registers define the available resources on the VPE.

## Figure 7.7 VPEConf0 Register Format

31	30 29	28	21 20	19	18	17	16	15	2	1	0	
Μ	0	XTC	0	TCS	SCS	DCS	ICS	0		MVP	VPA	

# Table 7.9 VPEConf0 Register Field Descriptions

Fie	lds		Read /	
Name	Bit(s)	Description	Write	Reset State
М	31	This bit reads 1 if the VPEConf1 register is present, otherwise it reads 0.	R	1
XTC	28:21	When only one TC in a VPE is runnable because the VPE is in exception mode or $VPEControl_{TE}$ is clear, this field identifies that one runnable TC.	R/W	0
TCS	19	Tertiary Cache Shared: If set, the tertiary cache is shared with other VPEs.	R	Preset
SCS	18	Secondary Cache Shared: If set, the secondary cache is shared with other VPEs.	R	Preset

Fields			Read /		
Name	Bit(s)	Description	Write	Reset State	
DCS	17	Data Cache Shared: If set, the L1 data cache is shared with other VPEs. It is reset to 1 if two VPEs are present.	R	1	
ICS	16	Instruction Cache Shared: If set, the L1 instruction cache is shared with other VPEs. It is reset to 1 if two VPEs are present.	R	1	
MVP	1	Master Virtual Processor: If set, registers in different VPEs (or in the TCs of different VPE affiliation) are made writable. It also controls read/write access to <i>MVPControl</i> (see Section 7.2.2 "MVPControl Register (CP0 Register 0, Select 1)"). It is reset to 1 for VPE0, 0 for others.	R/W	1/0	
VPA	0	Virtual Processor Activated: If zero, no TCs bound to this VPE will run. It is reset to 1 for VPE0, 0 for others.	R/W	1/0	
0	30:29, 20, 15:2	Must be written as zeros; returns zeros on reads.	0	0	

# Table 7.9 VPEConf0 Register Field Descriptions (Continued)

### Figure 7.8 VPEConf1 Register Format

31 28	27 20	19 18	17 10	98	7 0	
0	NCX	0	NCP2	0	NCP1	Ì

### Table 7.10 VPEConf1 Register Field Descriptions

Fie	elds		Read /	
Name	Bit(s)	Description	Write	Reset State
0	31:28, 19:19, 9:8	Must be written as zeros; returns zeros on reads.	0	0
NCX	27:20	Number of UDI contexts available to this VPE.	R	External <sup>1</sup>
NCP2	17:10	Number of Coprocessor 2 contexts available to this VPE.	R	External <sup>1</sup>
NCP1	7:0	Number of Floating Point Unit (FPU) / Coprocessor 1 contexts available to this VPE.	R	External <sup>1</sup>

1. Externally set on reset based on *SI\_VpeCX*, *SI\_VpeCP2*, and *SI\_VpeCP1*. When only one CorExtend/Coproccessor1/2 context is available, it is assigned on reset to the VPE indicated by *SI\_VpeCX*, *SI\_VpeCP2*, or *SI\_VpeCP1*. These fields are writable when *MVPControl*<sub>VPC</sub> is set.

# 7.2.7 YQMask Register (CP0 Register 1, Select 4)

The YQMask register is instantiated per-VPE. The 34K core only supports 16 mask bits.

# Figure 7.9 YQMask Register Format

31	16	15 0
	)	Mask

Fie	elds			
Name	Bits	Description	Write	Reset State
0	31:16	Must be written as zero; return zero on read.	0	0
Mask	15:0	Bit vector which determines which values may be used as external state qualifiers by YIELD instructions.	R/W	0

## Table 7.11 YQMask Register Field Descriptions

# 7.2.8 VPESchedule Register (CP0 Register 1, Select 5)

The VPESchedule is a per-VPE value whose interpretation is scheduler implementation-dependent. For example, it could encode a description of the overall requested issue bandwidth for the associated VPE, or it could encode a priority level.

A VPESchedule register value of zero is the default, and should result in a well-behaved default scheduling of the associated VPE.

# 7.2.9 VPEScheFBack Register (CP0 Register 1, Select 6)

The Scheduler Feedback is a per-VPE feedback value from scheduler hardware to software. The interpretation is scheduler implementation-dependent. For example, it might encode the total number of instructions retired in the instruction streams on the associated VPE since the last time the value was cleared by software.

# 7.2.10 VPEOpt Register (CP0 Register 1, Select 7)

The optional *VPEOpt* register is instantiated per-VPE. If way exclusion is enabled via the *MVPControl*<sub>CPA</sub> bit, the fields in this register will control which ways should be excluded from the replacement scheme for this VPE.

# Figure 7.10 VPEOpt Register Format

31		12	11 8	7 4	3 0	
	0		IWX	0	DWX	

# Table 7.12 VPEOpt Register Field Descriptions

Fie	lds		Read /	
Name	Bits	Description	Write	Reset State
0	31:12, 7:4	Must be written as zero; return zero on read.	R	0

Fie	Fields Name Bits IWX3 11:8 IWX0				Read /			
Name	Bits	1		Write	Reset State			
	11:8	cation is en can exclde cache from	abled via an arbitran allocatior	y exclusion mask. If programmable cache allo- the CPA bit in the <i>MVPControl</i> register, a VPE ry subset of the ways of the primary instruction h by the cache controller on behalf of the VPE	R/W	0		
		Bit	Name	Meaning				
		11	IWX3	If set, I-cache way 3 will not be allocated for the VPE				
		10						
		8	IWX0	If set, I-cache way 0 will not be allocated for the VPE				
DWX3  DWX0	3:0	is enabled exclde an a	via the CP rbitrary su	asion mask. If programmable cache allocation A bit in the <i>MVPControl</i> register, a VPE can abset of the ways of the primary data cache e cache controller on behalf of the VPE	R/W	0		
		Bit	Name	Meaning				
		3	DWX3	If set, D-cache way 3 will not be allocated for the VPE				
		2	DWX2	If set, D-cache way 2 will not be allocated for the VPE				
		1	DWX1	If set, D-cache way 1 will not be allocated for the VPE				
		0	DWX0	If set, D-cache way 1 will not be allocated for the VPE				

# Table 7.12 VPEOpt Register Field Descriptions

# 7.2.11 EntryLo0 and EntryLo1 Registers (CP0 Registers 2 and 3, Select 0)

The pair of *EntryLo* registers act as the interface between the TLB and the TLBR, TLBWI, and TLBWR instructions. For a TLB-based MMU, *EntryLo0* holds the entries for even pages and *EntryLo1* holds the entries for odd pages. The contents of the *EntryLo0* and *EntryLo1* registers are undefined after an address error, TLB invalid, TLB modified, or TLB refill exception. These registers are only valid when the TLB-based memory management unit is present. They are reserved if the FM-style MMU is present.

<b>—</b> • — • • •				_
Figure 7.11	EntrvLo0.	EntrvLo1	Register	Format
	,			

31 30	29 26	25 6	5	3	2	1	0
R	0	PFN	С	]	D	V	G

Table 7.13 EntryLo0, EntryLo1 Register Field Descriptions
---

Fields			Read /	
Name	Bit(s)	Description	Write	Reset State
R	31:30	Reserved. Should be ignored on writes; returns zero on reads.	R	0

MIPS32® 34K<sup>™</sup> Processor Core Family Software User's Manual, Revision 01.02

Fie	elds		Read /	
Name	Bit(s)	Description	Write	Reset State
0	29:26	R	0	
PFN	25:6	Page Frame Number: Contributes to the definition of the high- order bits of the physical address. The PFN field corresponds to bits 3112 of the physical address.	R/W	Undefined
С	5:3	Coherency attribute of the page. See Table 7.14.	R/W	Undefined
D	2	"Dirty" or write-enable bit: Indicates that the page has been written, and/or is writable. If this bit is a one, then stores to the page are permitted. If this bit is a zero, then stores to the page cause a TLB Modified exception.	R/W	Undefined
V	1	Valid bit: Indicates that the TLB entry, and thus the virtual page mapping are valid. If this bit is a one, then accesses to the page are permitted. If this bit is a zero, then accesses to the page cause a <i>TLB Invalid</i> exception	R/W	Undefined
G	0	Global bit: On a TLB write, the logical AND of the G bits in both the <i>EntryLo0</i> and <i>EntryLo1</i> registers become the G bit in the TLB entry. If the TLB entry G bit is a one, then the ASID comparisons are ignored during TLB matches. On a read from a TLB entry, the G bits of both <i>EntryLo0</i> and <i>EntryLo1</i> reflect the state of the TLB G bit.	R/W	Undefined

Table 7.13 EntryLo0, EntryLo1 Register Field Descriptions (Continued)

Table 7.14 lists the encoding of the *C* field of the *EntryLo0* and *EntryLo1* registers and the *K0* field of the *Config* register.

## Table 7.14 Cache Coherency Attributes

C[5:3] Value	Cache Coherency Attribute
0	Cacheable, noncoherent, write-through, no write allocate
1	Reserved
2	Uncached
3	Cacheable, noncoherent, write-back, write allocate
4,5,6	Reserved
7	Uncached Accelerated

# 7.2.12 TCStatus Register (CP0 Register 2, Select 1)

The *TCStatus* register is instantiated per-TC as part of the system coprocessor. It defines status and control for each TC.

31	28	27	26	25	24 2	3 22	•			17			•					9	8	7		0
TCU3-0	)	TMX	C	)	RNS	Г 0	TDS	DT	0	TCEE	0	DA	0	A	TKS	SU I	IXMT	(	)		TASID	

## Figure 7.12 TCStatus Register Format

MIPS32® 34K™ Processor Core Family Software User's Manual, Revision 01.02

Fie	lds				Read /	
Name	Bit(s)		Write	Reset State		
TCU3-0	31:28	Enable this sor:	TC to rur	n instructions for the corresponding co-proces-	R/W	0
		Bit	Name	Meaning		
		31	TCU3	If set, this TC can run on co-processor 3.		
		30	TCU2	If set, this TC can run on co-processor 2.		
		29	TCU1	If set, this TC can run on co-processor 1.		
		28	TCU0	If set, this TC can run on co-processor 0.		
		unit and Co cores in the	p2 is avai 34K fam	easible co-processors: Cop1 is the floating point lable for custom use. Cop3 is not available on ily; $TCStatus_{TCU3}$ always reads zero. These the $Status_{CU3-0}$ per-VPE fields.		
TMX	27			DSP ASE or MDMX instructions for this TC. of the $Status_{MX}$ per-VPE field.	R/W	0
RNST	24:23	Per-TC stat	us bits:		R	0
		Encodir	g	Definition		
		0	Not bl	ocked.		
		1	Asleep	o after a WAIT.		
		2		ed on YIELD—waiting for one or more of		
		3		eld qualifier signals to activate.		
TDS	21	TCRestart	register v	s stopped in a branch delay slot. The vill point to the branch. See Section egister (CP0 Register 2, Select 3)".	R	Undefined
DT	20		ot counted	tions complete for this TC (exceptions and d). It is also set if the TC is successfully started	R/W	0
TCEE	17	Enable bit f the Status		tend instruction block. This is per-TC view of PE field.	R/W	0
DA	15	Dynamicall FORK.	y Allocat	able: If set, this TC can be allocated after a	R/W	0
А	13	Activated: l and cleared		instructions for this TC. This bit is set by FORK $D$ \$0.	R/W	1 for TC0, 0 for all others
TKSU	12:11	These bits of this field is:		the privilege state of the CPU. The encoding of	R/W	0
		Encodir	-	Meaning		
		00		node is Kernel Mode		
		01		node is Supervisor Mode		
		10		node is User Mode		
		11	Reserv			
		_		of the <i>Status</i> <sub>KSU</sub> per-VPE field. Reset condi-		
		tion is copi	ed from th	he forking thread.		

# Table 7.15 TCStatus Register Field Descriptions

Fie	elds		Read /	
Name	Bit(s)	Description	Write	Reset State
IXMT	10	If set, prevent this TC from handling interrupts.	R/W	0
TASID	7:0	Address space identifier field. This is the per-TC view of the <i>EntryHi</i> <sub>ASID</sub> per-VPE field. Reset condition is copied from the forking thread.	R/W	Undefined
0	26:25, 22, 19:18, 16, 14, 9:8	Must be written as zeros; returns zeros on reads.	0	0

# Table 7.15 TCStatus Register Field Descriptions (Continued)

# 7.2.13 TCBind Register (CP0 Register 2, Select 2)

The *TCBind* register is instantiated per-TC as part of the system co-processor. It defines the VPE affiliation and identification number of this TC.

31 29	28 21	20 18	17	16 4	3	0
0	CurTC	0	TBE	0	CurVPE	

# **Table 7.16 TCBind Register Field Descriptions**

Fie	lds		Read /	
Name	Bit(s)	Description	Write	Reset State
0	31:29, 20:18, 16:4	Must be written as zeros; returns zeros on reads.	0	0
CurTC	28:21	Returns the ID number of this TC.	R	Preset
TBE	17	Thread Bus Error: A load instruction from this TC caused an error.	R/W	0
CurVPE	3:0	The ID number of the VPE affiliation of this TC. Externally set on reset based on <i>SI_Vpe0MaxTC</i> . In a two VPE system, all TCs between 0 and <i>SI_Vpe0MaxTC</i> inclusive are bound to VPE0 on reset and remaining ones are bound to VPE1. Writable when <i>MVPControl</i> <sub>VPC</sub> is set	R	External

# 7.2.14 TCRestart Register (CP0 Register 2, Select 3)

The *TCRestart* register is instantiated per-TC, with the same width as the processor GPRs. When *TCStatus*<sub>TDS</sub> is set (the thread is stopped in a branch delay slot), this register contains the address of instruction the TC will run when it is restarted.

# 7.2.15 TCHalt Register (CP0 Register 2, Select 4)

The *TCHalt* register is instantiated per-TC as part of the system coprocessor. It is set to 1 to stop the TC for inspection or modification.

# 7.2.16 TCContext Register (CP0 Register 2, Select 5)

The TCContext register is instantiated per-TC. It is a 32-bit read-write scratch register for OS use.

# 7.2.17 TCSchedule Register (CP0 Register 2, Select 6)

The *Scheduler Hint* is a per-TC value whose interpretation is scheduler implementation-dependent. For example, it could encode a description of the requested issue bandwidth for the associated thread, as in the *VPESchedule* register, or it could encode a priority level.

A *TCSchedule* register value of zero is the default, and should result in a well-behaved default scheduling of the associated thread.

# 7.2.18 TCScheFBack Register (CP0 Register 2, Select 7)

The *Scheduler Feedback* is a per-TC feedback value from scheduler hardware to software. The interpretation is scheduler implementation-dependent. For example, it might encode the number of instructions retired in the instruction stream corresponding to the TC since the last time the value was cleared by software.

# 7.2.19 Context Register (CP0 Register 4, Select 0)

The *Context* register is a read/write register containing a pointer to an entry in the page table entry (PTE) array. This array is an operating system data structure that stores virtual-to-physical translations. During a TLB miss, the operating system loads the TLB with the missing translation from the PTE array. The *Context* register duplicates some of the information provided in the *BadVAddr* register but is organized in such a way that the operating system can directly reference an 8-byte page table entry (PTE) in memory.

A TLB exception (TLB Refill, TLB Invalid, or TLB Modified) causes bits  $VA_{31:13}$  of the virtual address to be written into the *BadVPN2* field of the *Context* register. The *PTEBase* field is written and used by the operating system.

The *BadVPN2* field of the *Context* register is not defined after an address error exception.

# Figure 7.14 Context Register Format

	22 4	3	0
PTEBase	BadVPN2	(	0

# **Table 7.17 Context Register Field Descriptions**

Fie	lds		Read /	
Name	Bit(s)	Description	Write	Reset State
PTEBase	31:23	This field is for use by the operating system and is normally written with a value that allows the operating system to use the Context Reg- ister as a pointer into the current PTE array in memory.	R/W	Undefined
BadVPN2	22:4	This field is written by hardware on a TLB miss. It contains bits $VA_{31:13}$ of the virtual address that missed.	R	Undefined
0	3:0	Must be written as zero; returns zero on reads.	0	0

# 7.2.20 PageMask Register (CP0 Register 5, Select 0)

The *PageMask* register is a read/write register used for reading from and writing to the TLB. It holds a comparison mask that sets the variable page size for each TLB entry, as shown in Table 7.19.

This register is only valid with the TLB. It is reserved if the FM is implemented.

### Figure 7.15 PageMask Register Format

31 29	28 13	12 0
0	Mask	0

Fie	lds		Read /	
Name	Bits	Description	Write	Reset State
0	31:29, 12:0	Ignored on write; returns zero on read.	R	0
Mask	28:13	The <i>Mask</i> field is a bit mask in which a "1" bit indicates that the corresponding bit of the virtual address should not participate in the TLB match.	R/W	Undefined

### Table 7.18 PageMask Register Field Descriptions

		Bit														
Page Size	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13
4 KBytes	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
16 KBytes	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1
64 KBytes	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1
256 KBytes	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
1 MByte	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
4 MByte	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
16 MByte	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
64 MByte	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1
256 MByte	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

### Table 7.19 Values for the Mask Field of the PageMask Register

Software may determine which page sizes are supported by writing all ones to the *PageMask* register, then reading the value back. If a pair of bits reads back as ones, the processor implements that page size. The operation of the processor is **UNDEFINED** if software loads the *Mask* field with a value other than one of those listed in Table 7.19, even if the hardware returns a different value on read. Hardware may depend on this requirement in implementing hardware structures.

# 7.2.21 Wired Register (CP0 Register 6, Select 0)

The *Wired* register is a read/write register that specifies the boundary between the wired and random entries in the TLB as shown in Figure 7.16. The width of the *Wired* field is calculated in the same manner as that described for the

MIPS32® 34K™ Processor Core Family Software User's Manual, Revision 01.02

*Index* register above. Wired entries are fixed, non-replaceable entries that are not overwritten by a TLBWR instruction. Wired entries can be overwritten by a TLBWI instruction.

The *Wired* register is reset to zero by a Reset exception. Writing the *Wired* register causes the *Random* register to reset to its upper bound.

The operation of the processor is undefined if a value greater than or equal to the number of TLB entries is written to the *Wired* register.

This register is only valid with a TLB. It is reserved if the FM is implemented.




Figure 7.16 Wired and Random Entries in the TLB

Figure 7.17 Wired Register Format

31		6	5	0
	0		Wired	

## Table 7.20 Wired Register Field Descriptions

Fie	lds		Read /	
Name	Bit(s)	Description	Write	Reset State
0	31:6	Must be written as zero; returns zero on reads.	0	0
Wired	5:0	TLB wired boundary. For 16 and 32 entry TLBs, behavior is undefined if value is set to a value larger than last TLB entry.	R/W	0

# 7.2.22 SRSConf0 (CP0 Register 6, Select 1)

The SRSConfO register is instantiated per-VPE. It indicates the binding of TCs or other GPR resources to Shadow Register Sets 1 through 3.

When SRSConf0 is written,  $SRSCtl_{HSS}$  is automatically updated by hardware to indicate the highest numbered valid SRS. Software should ensure that the new HSS value is not less than the current value of the  $SRSCtl_{CSS}$  or  $SRSCtl_{PSS}$ 

## Figure 7.18 SRSConf0 Register Format

31 3	30 29	20 19 1	0 9 0	
M	0 SRS3	SRS2	SRS1	]

#### Table 7.21 HWREna Register Field Descriptions

Fie	lds		Read /	
Name	Bits	Description	Write	Reset State
М	31	Continuation indication. Since there is no SRSConf1 in the 34K core, it will read zero.	R/W	0
0	30	Must be written with zero; returns zero on read	0	0
SRS3-1	29:20, 19:10, 9:0	Indicates the GPR set to be used for corresponding shadow set num- ber (1-3). Shadow set 0 refers to the register set normally associated with the current TC. Note if a particular SRS is instantiated, all other lower order SRSs must also be instantiated. If set to 0x3ff indicates this SRS is not supported. If set to 0x3fe indicates this SRS is not assigned (invalid).	R/W	0x3fe or 0x3ff

# 7.2.23 SRSConf1-4 (CP0 Register 6, Select 2-5)

Not implemented on the 34K core.

# 7.2.24 HWREna Register (CP0 Register 7, Select 0)

The *HWREna* register contains a bit mask that determines which hardware registers are accessible via the RDHWR instruction.

### Figure 7.19 HWREna Register Format

31	4	3		0
0			Mask	

Fie	lds		Read /	
Name	Bits	Description	Write	Reset State
0	314	Must be written with zero; returns zero on read	0	0
Mask	30	Each bit in this field enables access by the RDHWR instruction to a particular hardware register (which may not be an actual register). If bit 'n' in this field is a 1, access is enabled to hardware register 'n'. If bit 'n' of this field is a 0, access is disabled. See the RDHWR instruction for a list of valid hardware registers.	R/W	0

### Table 7.22 HWREna Register Field Descriptions

Privileged software may determine which of the hardware registers are accessible by the RDHWR instruction. In doing so, a register may be virtualized at the cost of handling a Reserved Instruction Exception, interpreting the instruction, and returning the virtualized value. For example, if it is not desirable to provide direct access to the *Count* register, access to that register may be individually disabled and the return value can be virtualized by the operating system.

# 7.2.25 BadVAddr Register (CP0 Register 8, Select 0)

The *BadVAddr* register is a read-only register that captures the most recent virtual address that caused one of the following exceptions:

- Address error (AdEL or AdES)
- TLB Refill
- TLB Invalid
- TLB Modified

~ 4

The BadVAddr register does not capture address information for cache or bus errors, since they are not addressing errors.

### Figure 7.20 BadVAddr Register Format

31		0
	BadVAddr	

# Table 7.23 BadVAddr Register Field Description

Fie	lds		Read /	
Name	Bits	Description	Write	Reset State
BadVAddr	31:0	Bad virtual address.	R	Undefined

# 7.2.26 Count Register (CP0 Register 9, Select 0)

The *Count* register acts as a timer, incrementing at a constant rate, whether or not an instruction is executed, retired, or any forward progress is made through the pipeline. If enabled, the counter increments every other clock. Setting the DC bit in the *Cause* register to 0 enables counting.

The *Count* register can be written for functional or diagnostic purposes, including at reset or to synchronize processors.

By writing the CountDM bit in the *Debug* register, it is possible to control whether the *Count* register continues incrementing while the processor is in debug mode.

# Figure 7.21 Count Register Format

31	
	Count

### **Table 7.24 Count Register Field Description**

Fie	lds		Read /	
Name	Bits	Description	Write	Reset State
Count	31:0	Interval counter.	R/W	Undefined

0

# 7.2.27 EntryHi Register (CP0 Register 10, Select 0)

The EntryHi register contains the virtual address match information used for TLB read, write, and access operations.

A TLB exception (TLB Refill, TLB Invalid, or TLB Modified) causes bits  $VA_{31..13}$  of the virtual address to be written into the *VPN2* field of the *EntryHi* register. A TLBR instruction writes the *EntryHi* register with the corresponding fields from the selected TLB entry. The *ASID* field is written by software with the current address space identifier value and is used during the TLB comparison process to determine TLB match.

Because the *ASID* field is overwritten by a TLBR instruction, software must save and restore the value of *ASID* around use of the TLBR. This is especially important in TLB Invalid and TLB Modified exceptions, and in other memory management software.

The VPN2 field of the EntryHi register is not defined after an address error exception and this field may be modified by hardware during the address error exception sequence. Software writes of the EntryHi register (via MTC0) do not cause the implicit write of address-related fields in the BadVAddr, Context registers.

This register is only valid with the TLB. It is reserved if the FM is implemented.

### Figure 7.22 EntryHi Register Format

3	31 13	12 8	7 0	
	VPN2	0	ASID	

Fields					
Name	Bits	Description	Read / Write	Reset State	
VPN2	3113	$VA_{3113}$ of the virtual address (virtual page number / 2). This field is written by hardware on a TLB exception or on a TLB read, and is written by software before a TLB write.	R/W	Undefined	
0	128	Must be written as zero; returns zero on read.	0	0	
ASID	70	Address space identifier. This field is written by hardware on a TLB read and by software to establish the current ASID value for TLB write and against which TLB references match each entry's TLB ASID field. This field is per-TC field visible in <i>TCStatus</i> <sub>TASID</sub> .	R/W	Undefined	

# Table 7.25 EntryHi Register Field Descriptions

# 7.2.28 Compare Register (CP0 Register 11, Select 0)

The *Compare* register acts in conjunction with the *Count* register to implement a timer and timer interrupt function. The timer interrupt is an output of the cores. The *Compare* register maintains a stable value and does not change on its own.

When the value of the *Count* register equals the value of the *Compare* register, the SI\_TimerInt pin is asserted. This pin will remain asserted until the *Compare* register is written. The SI\_TimerInt pin can be fed back into the core on one of the interrupt pins to generate an interrupt. Traditionally, this has been done by multiplexing it with hardware interrupt 5 to set interrupt bit IP(7) in the *Cause* register.

For diagnostic purposes, the *Compare* register is a read/write register. In normal use, however, the *Compare* register is write-only. Writing a value to the *Compare* register, as a side effect, clears the timer interrupt.

MIPS32® 34K™ Processor Core Family Software User's Manual, Revision 01.02

0

Figure 7.23 Compare Register Format	
Compare	-

# Table 7.26 Compare Register Field Description

Fields			Read /	
Name	Bit(s)	Description	Write	Reset State
Compare	31:0	Interval count compare value.	R/W	Undefined

# 7.2.29 Status Register (CP0 Register 12, Select 0)

The *Status* register is a read/write register that contains the operating mode, interrupt enabling, and the diagnostic states of the processor. Fields of this register combine to create operating modes for the processor. Refer to Section 5.2 "Modes of Operation" for a discussion of operating modes, and Section 6.3 "Interrupts" for a discussion of interrupt modes.

Interrupt Enable: Interrupts are enabled when all of the following conditions are true:

• IE = 1

31

- EXL = 0
- ERL = 0
- DM = 0

If these conditions are met, then the settings of the IM and IE bits enable the interrupts.

# 7.2.29.1 Operating Modes

### Debug Mode

The processor is operating in Debug Mode if the *DM* bit in the CP0 *Debug* register is a one. If the processor is running in Debug Mode, it has full access to all resources that are available to Kernel Mode operation.

# Kernel Mode

The processor is operating in Kernel Mode when the *DM* bit in the *Debug* register is a zero and any of the following three conditions is true:

- The *KSU* field in the CP0 *Status* register contains 2#00
- The EXL bit in the Status register is one
- The ERL bit in the Status register is one

The processor enters Kernel Mode at power-up, or as the result of an interrupt, exception, or error. The processor leaves Kernel Mode and enters User Mode or Supervisor Mode when all of the previous three conditions are false, usually as the result of an ERET instruction.

### Supervisor Mode

The processor is operating in Supervisor Mode when all of the following conditions are true:

- The *DM* bit in the *Debug* register is a zero
- The KSU field in the Status register contains 2#01
- The EXL and ERL bits in the Status register are both zero

Supervisor mode is not supported with the Fixed Mapping MMU.

#### **User Mode**


The processor is operating in User Mode when all of the following conditions are true:

- The *DM* bit in the *Debug* register is a zero
- The KSU field in the Status register contains 2#10
- The EXL and ERL bits in the Status register are both zero

### 7.2.29.2 Coprocessor Accessibility

The *Status* register CU bits control coprocessor accessibility. If any coprocessor is unusable, then an instruction that accesses it generates an exception.

#### Figure 7.24 Status Register Format



Fie	lds		Read /	
Name	Bits	Description	Write	Reset State
CU3	31	Reserved. This is a per-VPE view of the <i>TCStatus</i> <sub>TCU3</sub> per-TC field.	R	0
CU2	30	Controls access to Coprocessor 2	R/W	Undefined
		Encoding Meaning		
		0 Access not allowed		
		1 Access allowed		
		This bit can only be written when a coprocessor 2 unit is present. This bit cannot be written and will read as 0 if coprocessor 2 unit is not present. This is a per-VPE view of the <i>TCStatus</i> <sub>TCU2</sub> per-TC field.		

### Table 7.27 Status Register Field Descriptions

Fie	lds			Deed /	
Name	Bits		Description	Read / Write	Reset State
CU1	29	Controls acces	s to Coprocessor 1	R/W	Undefined
		Encoding	Meaning		
		0	Access not allowed		
		1	Access allowed		
		(34Kf core); in read as 0.	ly be written when the Floating Point Unit is present a the 34Kc core, this bit cannot be written and will PE view of the <i>TCStatus</i> <sub>TCU1</sub> per-TC field.		
CU0	28	Controls acces	s to coprocessor 0	R/W	Undefined
		Encoding	Meaning		
		0	Access not allowed		
		1	Access allowed		
		nel mode, inde	is always usable when the processor is running in ker- pendent of the state of the CU0 bit. PE view of the <i>TCStatus</i> <sub>TCU0</sub> per-TC field.		
RP	27		ed power mode. The state of the <i>RP</i> bit is available on re interface as the <i>SI_RP</i> signal.	R/W	0
FR	26	This bit is used floating point u	t to control the floating point register mode for 64-bit inits:	R/W	0
		Encoding	Meaning		
			Floating point registers can contain any 32-bit datatype. 64-bit datatypes are stored in even-odd pairs of registers		
		1	Floating point registers can contain any datatype		
		<ul><li>ing conditions</li><li>No floating</li></ul>	be ignored on write and read as zero under the follow- point unit is implemented ng point unit is not implemented		
RE	25	Used to enable sor is running	reverse-endian memory references while the proces- in user mode:	R/W	Undefined
		Encoding	Meaning		
		0	User mode uses configured endianness		
		1	User mode uses reversed endianness		
			Mode nor Kernel Mode nor Supervisor Mode refer- ted by the state of this bit.		
MX	24	DSP ASE instr DSP State Disa	to DSP ASE resources. An attempt to execute any ruction before this bit has been set to 1 will cause a abled exception. PE view of the <i>TCStatus</i> <sub>TMX</sub> per-TC field.	R	
R	23	Reserved. This	s field is ignored on write and read as 0.	R	0

## Table 7.27 Status Register Field Descriptions

Fiel	ds			Read /	
Name	Bits	Description		Write	Reset State
BEV	22	Controls the location of exception vectors:		R/W	1
		Encoding Meaning			
		0 Normal			
		1 Bootstrap			
TS	21	TLB shutdown. Indicates that the TLB has detected a tiple entries. This bit is set if a TLBWI or TLBWR in issued that would cause a TLB shutdown condition is complete. A machine check exception is also issued. reserved if the TLB is not implemented. Software can only write a 0 to this bit to clear it and c 1 transition	nstruction is f allowed to This bit is	R/W0	0
SR	20	Indicates that the entry through the reset exception ve a Soft Reset. Soft Reset is not supported on this proc bit is not writeable and will always read as 0		R	0
NMI	19	Indicates that the entry through the reset exception ve an NMI:	ector was due to	R/W0	1 for NMI; 0 oth- erwise
		Encoding Meaning			
		0 Not NMI (Reset)			
		1 NMI			
		Software can only write a 0 to this bit to clear it and c 1 transition.	cannot force a 0-		
0	18	Must be written as zero; returns zero on read.		0	0
CEE	17	CorExtend Enable: This bit is sent to the CorExtend E to enable the CorExtend block. The usage of this sign tend block is implementation dependent. This bit is reserved if CorExtend is not present. This is a per-VPE view of the <i>TCStatus</i> <sub>TCEE</sub> per-TC	nal by a CorEx-	R/W	Undefined
R	16	Reserved. Ignored on write and read as zero.		R	0
IM7IM2	1510	Interrupt Mask: Controls the enabling of each of the rupts. Refer to Section 6.3 "Interrupts" for a complet enabled interrupts. An interrupt is taken if interrupts are enabled and the bits are set in both the Interrupt Mask field of the <i>Sta</i> the Interrupt Pending field of the <i>Cause</i> register and in the <i>Status</i> register.	te discussion of e corresponding <i>tus</i> register and	R/W	Undefined
		Encoding Meaning			
		0 Interrupt request disabled			
		1 Interrupt request enabled			
		In implementations of Release 2 of the Architecture interrupt mode is enabled ( $Config3_{VEIC} = 1$ ), these be different meaning and are interpreted as the <i>IPL</i> field below.	oits take on a		

Table 7.27 S	Status Register	Field	Descriptions
--------------	-----------------	-------	--------------

Fie	lds			Read /	
Name	Bits		Description	Write	Reset State
IPL	1510	Architecture in = 1), this field interrupt will t value. If EIC interrup	ity Level: In implementations of Release 2 of the n which EIC interrupt mode is enabled ( $Config3_{VEIC}$ is the encoded (063) value of the current IPL. An be signaled only if the requested IPL is higher than this of mode is not enabled ( $Config3_{VEIC} = 0$ ), these bits rent meaning and are interpreted as the <i>IM7IM2</i> bits, we.	R/W	Undefined
IM1IM0	98		c: Controls the enabling of each of the software inter- Section 6.3 "Interrupts" for a complete discussion of apts.	R/W	Undefined
		Encoding	Meaning		
		0	Interrupt request disabled		
		1	Interrupt request enabled		
		interrupt mode	tions of Release 2 of the Architecture in which EIC e is enabled ( $Config3_{VEIC} = 1$ ), these bits are writable, fect on the interrupt system.		
R	75	Reserved. This	s field is ignored on write and read as 0.	R	0
KSU	43	Section 5.2 "I	otes the base operating mode of the processor. See Modes of Operation" for a full discussion of operating acoding of this field is:	R/W	Undefined
		Encoding	Meaning		
		00	Base mode is Kernel Mode		
		01	Base mode is Supervisor Mode		
		10	Base mode is User Mode		
		11	Reserved		
		set, regardless	processor can also be in kernel mode if <i>ERL</i> or <i>EXL</i> is of the state of the <i>KSU</i> field. /PE view of the <i>TCStatus</i> <sub>TKSU</sub> per-TC field.		

Table 7.27	Status	Register	Field	Descriptions
------------	--------	----------	-------	--------------

Fie	lds		Read /	
Name	Bits	Description	Write	Reset State
ERL	2	Error Level; Set by the processor when a Reset, Soft Reset, NMI or Cache Error exception are taken. Encoding Meaning	R/W	1
		0 Normal level		
		1 Error level		
		When <i>ERL</i> is set:		
		The processor is running in kernel mode		
		<ul> <li>Interrupts are disabled</li> <li>The ERET instruction will use the return address held in <i>ErrorEPC</i> instead of <i>EPC</i></li> </ul>		
		<ul> <li>The lower 2<sup>29</sup> bytes of kuseg are treated as an unmapped and uncached region. See Chapter 5, "Memory Management of the 34K<sup>™</sup> Core". This allows main memory to be accessed in the presence of cache errors. The operation of the processor is UNDEFINED if the ERL bit is set while the processor is executing instructions from kuseg.</li> </ul>		
EXL	1	Exception Level; Set by the processor when any exception other than Reset, Soft Reset, or NMI exceptions is taken.	R/W	Undefined
		Encoding Meaning		
		0 Normal level		
		1 Exception level		
		<ul> <li>When <i>EXL</i> is set:</li> <li>The processor is running in Kernel Mode</li> <li>Interrupts are disabled.</li> <li>TLB Refill exceptions use the general exception vector instead of the TLB Refill vector.</li> <li><i>EPC</i>, <i>Cause</i><sub>BD</sub> and <i>SRSCtl</i> (implementations of Release 2 of the Architecture only) will not be updated if another exception is taken</li> </ul>		
IE	0	Interrupt Enable: Acts as the master enable for software and hard- ware interrupts:	R/W	Undefined
		Encoding Meaning		
		0 Interrupts are disabled		
		1 Interrupts are enabled		
		In Release 2 of the Architecture, this bit may be modified separately via the DI and EI instructions.		

<b>Table 7.27</b>	' Status	Register	Field	Descriptions
-------------------	----------	----------	-------	--------------

# 7.2.30 IntCtl Register (CP0 Register 12, Select 1)

The *IntCtl* register controls the expanded interrupt capability added in Release 2 of the Architecture, including vectored interrupts and support for an external interrupt controller. This register does not exist in implementations of Release 1 of the Architecture.

### Figure 7.25 IntCtl Register Format

31 29	28 26	25 10	9 5	4 0	
IPTI	IPPCI	0	VS	0	

Fie	elds						Read /	
Name	Bits	-	D	Write	Reset State			
IPTI	31:29 For Interrupt Compatibility and Vectored Interrupt modes, this field specifies the IP number to which the Timer Interrupt request is merged, and allows software to determine whether to consider Cause <sub>TI</sub> for a potential interrupt.						R	Externally Set
		Encoding	J IP bit	Hardwa	re Interrupt Source			
		2	2		HW0			
		3	3		HW1			
		4	4		HW2			
		5	5		HW3			
		6	6		HW4			
		7	7		HW5			
		allows external interrupt pin to The value of the	logic to comm which the SI_ is field is not a enabled. The	municate the _ <i>TimerInt</i> s meaningful external inte	nput, SI_IPTI[2:0]. This e specific SI_Int hardwa signal is attached. if External Interrupt Co errupt controller is expec- rupt mode.	n-		
IPPCI	28:26	specifies the IP request is merg sider <i>Cause</i> <sub>PCI</sub> The value of the	number to wheed, and allows for a potential is field is not a enabled. The	hich the Per s software t al interrupt. meaningful external internation	if External Interrupt Co errupt controller is expec	rupt con- n-	R	Externally Set
VS	9:5		or Config3 <sub>V</sub>		e implemented (as deno eld specifies the spacing		R/W	0
		Encoding	Spacing E Vectors		Spacing Between Vectors (decimal)			
		16#00	16#0	000	0			
		16#01	16#0	)20	32	1		
		16#02	16#0	)40	64			
		16#04	16#0	)80	128			
		16#08	16#1	00	256			
		16#10	16#2	200	512			
					tion of the processor is tten to this field.	-		
0	25:10, 4:0	Must be written	as zero; retu	rns zero on	read.		0	0

#### Table 7.28 IntCtl Register Field Descriptions

# 7.2.31 SRSCtl Register (CP0 Register 12, Select 2)

The SRSCt/ register controls the operation of GPR shadow sets in the processor.

			Figure 7.26	SRSC	tl Register F	ormat			
31 30	29 26	25 22	21 18	17 16	15 12	11 10	9 6	54	3 0
0	HSS	0	EICSS	0	ESS	0	PSS	0	CSS

#### Table 7.29 SRSCtl Register Field Descriptions

Fie	lds			Read /	
Name	Bits	-	Description	Write	Reset State
HSS	29:26	number that is in field indicates th	Set. This field contains the highest shadow set aplemented by this processor. A value of zero in th at only the normal GPRs are implemented. of this field for the 34K processor are:	R R	Preset
		Encoding	Meaning		
		0	One shadow set (normal GPR set) is present.		
		1	Two shadow sets are present.		
		2	Three shadow sets are present.		
		3	Four shadow sets are present.		
		3-15	Reserved		
		written to the ES any of the fields cessor is <b>UNDE</b> written to any of	field also represents the highest value that can be <i>S</i> , <i>EICSS</i> , <i>PSS</i> , and <i>CSS</i> fields of this register, or t of the <i>SRSMap</i> register. The operation of the pro <b>FINED</b> if a value larger than the one in this field i these other fields. This field is automatically <i>RSConf0</i> is written.	o -	
EICSS	21:18	mode is enabled troller for each in register to select See Section 6.3.	ode shadow set. If $Config3_{VEIC}$ is 1 (EIC interrupt), this field is loaded from the external interrupt conterrupt request and is used in place of the <i>SRSMa</i> the current shadow set for the interrupt. 1.3 "External Interrupt Controller Mode" for a distinterrupt mode. If <i>Config3</i> <sub>VEIC</sub> is 0, this field return	n- p -	Undefined
ESS	15:12	entry to Kernel M interrupt. The operation of	by Set. This field specifies the shadow set to use on Mode caused by any exception other than a vectore of the processor is <b>UNDEFINED</b> if software writes and that is greater than the value in the HSS field.	d	0

Fie	elds		Read /	
Name	Bits	Description	Write	Reset State
PSS	9:6	Previous Shadow Set. If GPR shadow registers are implemented, and with the exclusions noted in the next paragraph, this field is cop- ied from the CSS field when an exception or interrupt occurs. An ERET instruction copies this value back into the CSS field if $Status_{BEV} = 0$ . This field is not updated on any exception which sets $Status_{ERL}$ to 1 (i.e., Reset, Soft Reset, NMI, cache error), an entry into EJTAG Debug mode, or any exception or interrupt that occurs with $Status_{EXL} = 1$ , or $Status_{BEV} = 1$ . This field is not updated on an exception that occurs while $Status_{ERL} = 1$ . The operation of the processor is <b>UNDEFINED</b> if software writes a value into this field that is greater than the value in the <i>HSS</i> field.	R/W	0
CSS	3:0	Current Shadow Set. If GPR shadow registers are implemented, this field is the number of the current GPR set. With the exclusions noted in the next paragraph, this field is updated with a new value on any interrupt or exception, and restored from the PSS field on an ERET. Table 7.30 describes the various sources from which the CSS field is updated on an exception or interrupt. This field is not updated on any exception which sets $Status_{ERL}$ to 1 (i.e., Reset, Soft Reset, NMI, cache error), an entry into EJTAG Debug mode, or any exception or interrupt that occurs with $Status_{ERL} = 1$ , or $Status_{BEV} = 1$ . Neither is it updated on an ERET with $Status_{ERL} = 1$ or $Status_{BEV} = 1$ . This field is not updated on an exception that occurs while $Status_{ERL} = 1$ . The value of CSS can be changed directly by software only by writing the PSS field and executing an ERET instruction.	R	0
0	31:30, 25:22, 17:16, 11:10, 5:4	Must be written as zeros; returns zero on read.	0	0

#### Table 7.29 SRSCtl Register Field Descriptions (Continued)

# Table 7.30 Sources for new $\mathsf{SRSCtl}_{\mathsf{CSS}}$ on an Exception or Interrupt

Exception Type	Condition	SRSCtl <sub>CSS</sub> Source	Comment
Exception	All	SRSCtl <sub>ESS</sub>	
Non-Vectored Interrupt	$Cause_{IV} = 0$	SRSCtl <sub>ESS</sub>	Treat as exception
Vectored Interrupt	$Cause_{IV} = 1$ and $Config3_{VEIC} = 0$ and $Config3_{VInt} = 1$	SRSMap <sub>VECTNUM</sub>	Source is internal map register. (for VECTNUM see Table 6.4)
Vectored EIC Interrupt	$Cause_{IV} = 1$ and $Config3_{VEIC} = 1$	SRSCtl <sub>EICSS</sub>	Source is external interrupt controller.

# 7.2.32 SRSMap Register (CP0 Register 12, Select 3)

The *SRSMap* register contains 8 4-bit fields that provide the mapping from an vector number to the shadow set number to use when servicing such an interrupt. The values from this register are not used for a non-interrupt exception, or a non-vectored interrupt ( $Cause_{IV} = 0$  or  $IntCtl_{VS} = 0$ ). In such cases, the shadow set number comes from  $SRSCtl_{ESS}$ .

If SRSCtl<sub>HSS</sub> is zero, the results of a software read or write of this register are UNPREDICTABLE.

The operation of the processor is **UNDEFINED** if a value is written to any field in this register that is greater than the value of  $SRSCtl_{HSS}$ .

The *SRSMap* register contains the shadow register set numbers for vector numbers 7..0. The same shadow set number can be established for multiple interrupt vectors, creating a many-to-one mapping from a vector to a single shadow register set number.

31 28	27 24	23 20	19 16	15 12	11 8	7 4	3 0
SSV7	SSV6	SSV5	SSV4	SSV3	SSV2	SSV1	SSV0


### Figure 7.27 SRSMap Register Format

Fields			Read /	
Name	Bits	Description	Write	Reset State
SSV7	3128	Shadow register set number for Vector Number 7	R/W	0
SSV6	2724	Shadow register set number for Vector Number 6	R/W	0
SSV5	2320	Shadow register set number for Vector Number 5	R/W	0
SSV4	1916	Shadow register set number for Vector Number 4	R/W	0
SSV3	1512	Shadow register set number for Vector Number 3	R/W	0
SSV2	118	Shadow register set number for Vector Number 2	R/W	0
SSV1	74	Shadow register set number for Vector Number 1	R/W	0
SSV0	30	Shadow register set number for Vector Number 0	R/W	0

### Table 7.31 SRSMap Register Field Descriptions

## 7.2.33 Cause Register (CP0 Register 13, Select 0)

The *Cause* register primarily describes the cause of the most recent exception. In addition, fields also control software interrupt requests and the vector through which interrupts are dispatched. With the exception of the  $IP_{1..0}$ , *DC*, *IV*, and *WP* fields, all fields in the *Cause* register are read-only. Release 2 of the Architecture added optional support for an External Interrupt Controller (EIC) interrupt mode, in which  $IP_{7..2}$  are interpreted as the Requested Interrupt Priority Level (RIPL).



#### Figure 7.28 Cause Register Format

Fie	lds			Read /		
Name	Bits	-	Description	Write	Reset State	
BD	31	Indicates whet slot:	her the last exception taken occurred in a branch delay	R	Undefined	
		Encoding	Meaning			
		0	Not in delay slot			
		1	In delay slot			
		The processor exception occu	updates <i>BD</i> only if <i>Status</i> <sub>EXL</sub> was zero when the irred.			
TI	30		t. This bit denotes whether a timer interrupt is pend- s to the <i>IP</i> bits for other interrupt types):	R	Undefined	
		Encoding	Meaning			
		0	No timer interrupt is pending			
		1	Timer interrupt is pending			
		The state of the the SI_Timer	e <i>TI</i> bit is available on the external core interface as <i>Int</i> signal.			
CE	29:28	exception is ta	nit number referenced when a Coprocessor Unusable ken. This field is loaded by hardware on every excep- <b>PREDICTABLE</b> for all exceptions except for Copro- le.	R	Undefined	
DC	27	Disable <i>Count</i> register. In some power-sensitive applications, the <i>Count</i> register is not used and is the source of meaningful power dissipation. This bit allows the <i>Count</i> register to be stopped in such situations.		R/W	0	
		Encoding	Meaning			
		0	Enable counting of Count register			
		1	Disable counting of Count register			
			Counter Interrupt: This bit denotes whether a perfor- interrupt is pending (analogous to the <i>IP</i> bits for types):	R	Undefined	
		Encoding	Meaning			
		0	No performance counter interrupt is pending			
		1	Performance counter interrupt is pending			
		The state of the the SI_PCInt	e <i>PCI</i> bit is available on the external core interface as signal.			
IV	23		her an interrupt exception uses the general exception scial interrupt vector:	R/W	Undefined	
		Encoding	Meaning			
		0	Use the general exception vector (16#180)			
		1	Use the special interrupt vector (16#200)			
		-	$_{\rm V}$ is 1 and Status <sub>BEV</sub> is 0, the special interrupt vector			
		represents the	base of the vectored interrupt table.			

#### **Table 7.32 Cause Register Field Descriptions**

Fiel	ds				Read /	
Name	Bits	-		Description	Write	Reset State
WP	22	Indicates th Status <sub>ERL</sub> This bit bot causes the c are both zer watch excep Software sh causing a 0- it is <b>UNPR</b> accepts the tiates a wate zero.	were a one h indicate exception to to. As such oution hand ould not v to-1 trans EDICTAI write with	R/W	Undefined	
IP7IP2	15:10	Indicates ar	interrupt	is pending:	R	Undefined
		Bit	Name	Meaning		
		15	IP7	Hardware interrupt 5		
		14	IP6	Hardware interrupt 4		
		13	IP5	Hardware interrupt 3		
		12	IP4	Hardware interrupt 2		
		11	IP3	Hardware interrupt 1		
		10	IP2	Hardware interrupt 0		
		If EIC inter rupts are co interrupt. If bits take on described b See Section processing.	mbined in EIC inter a differen elow.			
RIPL	15:10	Requested I ( <i>Config3</i> <sub>VF</sub> requested in requested. If EIC inter take on a di described a	EIC = 1), the second se	R	Undefined	
IP1IP0	9:8	Controls the	e request f	for software interrupts:	R/W	Undefined
		Bit	Name	Meaning		
		9	IP1	Request software interrupt 1		
		8	IP0	Request software interrupt 1 Request software interrupt 0		
		These bits a zation in EI of these bits	re exporte C interrup s is availat			
ExcCode	6:2	Exception c	ode - see	Table 7.33	R	Undefined

Fie	lds			
Name	Bits	Description	Read / Write	Reset State
0	25:24, 21:16, 7, 1:0	Must be written as zero; returns zero on read.	0	0

## Table 7.32 Cause Register Field Descriptions (Continued)

Exception Code Value			
Decimal	Hexadecimal	Mnemonic	Description
0	16#00	Int	Interrupt
1	16#01	Mod	TLB modification exception
2	16#02	TLBL	TLB exception (load or instruction fetch)
3	16#03	TLBS	TLB exception (store)
4	16#04	AdEL	Address error exception (load or instruction fetch)
5	16#05	AdES	Address error exception (store)
6	16#06	IBE	Bus error exception (instruction fetch)
7	16#07	DBE	Bus error exception (data reference: load or store)
8	16#08	Sys	Syscall exception
9	16#09	Вр	Breakpoint exception. If an SDBBP instruction is executed while the pro- cessor is running in EJTAG Debug Mode, this value is written to the <i>Debug</i> <sub>DExcCode</sub> field to denote an SDBBP in Debug Mode.
10	16#0a	RI	Reserved instruction exception
11	16#0b	CpU	Coprocessor Unusable exception
12	16#0c	Ov	Arithmetic Overflow exception
13	16#0d	Tr	Trap exception
14	16#0e	-	Reserved
15	16#0f	FPE	Floating point exception
16	16#10	IS1	Coprocessor 2 implementation specific exception
17	16#11	CEU	CorExtend Unusable
18	16#12	C2E	Precise Coprocessor 2 exception
19-22	16#13-16#16	-	Reserved
23	16#17	WATCH	Reference to WatchHi/WatchLo address
24	16#18	MCheck	Machine check
25	16#19	Thread	Thread exception. $VPEControl_{EXCPT}$ specifies the type of the thread exception.
26	16#1a	DSPDis	DSP ASE State Disabled exception
27-29	16#1b-16#1d	-	Reserved

## Table 7.33 Cause Register ExcCode Field

Exception	Exception Code Value		
Decimal	Hexadecimal	Mnemonic	Description
30	16#1e	CacheErr	Cache error. In normal mode, a cache error exception has a dedicated vector and the Cause register is not updated. If a cache error occurs while in Debug Mode, this code is written to the $Debug_{DExcCode}$ field to indicate that re-entry to Debug Mode was caused by a cache error.
31	16#1f	-	Reserved

#### Table 7.33 Cause Register ExcCode Field (Continued)

## 7.2.34 Exception Program Counter (CP0 Register 14, Select 0)

The Exception Program Counter (*EPC*) is a read/write register that contains the address at which processing resumes after an exception has been serviced. All bits of the *EPC* register are significant and must be writable.

For synchronous (precise) exceptions, the EPC contains one of the following:

- The virtual address of the instruction that was the direct cause of the exception
- The virtual address of the immediately preceding branch or jump instruction, when the exception causing instruction is in a branch delay slot and the *Branch Delay* bit in the *Cause* register is set.

On new exceptions, the processor does not write to the *EPC* register when the *EXL* bit in the *Status* register is set, however, the register can still be written via the MTCO instruction.

In processors that implement the MIPS16 ASE, a read of the *EPC* register (via MFC0) returns the following value in the destination GPR:

 $GPR[rt] \leftarrow ExceptionPC_{31..1} || ISAMode_0$ 

That is, the upper 31 bits of the exception PC are combined with the lower bit of the ISAMode field and written to the GPR.

Similarly, a write to the *EPC* register (via MTC0) takes the value from the GPR and distributes that value to the exception PC and the ISAMode field, as follows

```
ExceptionPC \leftarrow GPR[rt]<sub>31..1</sub> || 0
ISAMode \leftarrow 2#0 || GPR[rt]<sub>0</sub>
```

That is, the upper 31 bits of the GPR are written to the upper 31 bits of the exception PC, and the lower bit of the exception PC is cleared. The upper bit of the ISAMode field is cleared and the lower bit is loaded from the lower bit of the GPR.

#### Figure 7.29 EPC Register Format

31 0 EPC

Fie	lds		Read /	
Name	Bit(s)	Description	Write	Reset State
EPC	31:0	Exception Program Counter.	R/W	Undefined

#### Table 7.34 EPC Register Field Description

## 7.2.35 Processor Identification (CP0 Register 15, Select 0)

The Processor Identification (*PRId*) register is a 32 bit read-only register that contains information identifying the manufacturer, manufacturer options, processor identification, and revision level of the processor.

31	24	23 16	15 8	7 0	
	CompanyOption	Company ID	Processor ID	Revision	

Fie	lds				Read /	
Name	Bit(s)	-		Description	Write	Reset State
Company Option	31:24	Implementa	ation speci	fic values	R	Preset
Company ID	23:16			y that designed or manufactured the processor. contains a value of 1 to indicate MIPS Technol-	R	1
Processor ID	15:8			processor. This field allows software to distin- rious types of MIPS Technologies processors.	R	0x95
Revision	7:0	software to same proce This field is	distinguis ssor type. s broken uj	number of the processor. This field allows h between one revision and another of the p into the following three subfields:	R	Preset
		Bit(s)	Name	Meaning		
		7:5	Major Revision	This number is increased on major revisions of the processor core		
		4:2	Minor Revision	This number is increased on each incremen- tal revision of the processor and reset on each new major revision		
		1:0				

#### Table 7.35 PRId Register Field Descriptions

## 7.2.36 EBase Register (CP0 Register 15, Select 1)

The *EBase* register is a read/write register containing the base address of the exception vectors used when *Status*<sub>BEV</sub> equals 0, and a read-only CPU number value that may be used by software to distinguish different processors in a multi-processor system.

The *EBase* register provides the ability for software to identify the specific processor within a multi-processor system, and allows the exception vectors for each processor to be different, especially in systems composed of heteroge-

neous processors. Bits 31:12 of the *EBase* register are concatenated with zeros to form the base of the exception vectors when  $Status_{BEV}$  is 0. The exception vector base address comes from the fixed defaults (see Section 6.5 "Exception Vector Locations") when  $Status_{BEV}$  is 1, or for any EJTAG Debug exception. The reset state of bits 31:12 of the *EBase* register initialize the exception base register to 16#8000.0000, providing backward compatibility with Release 1 implementations.

Bits 31:30 of the *EBase* Register are fixed with the value 2#10 to force the exception base address to be in the kseg0 or kseg1 unmapped virtual address segments. Bit 29 of exception base address will be forced to 1 on Cache Error exceptions so the exception handler will be executed from the uncached kseg1 segment.

If the value of the exception base register is to be changed, this must be done with  $Status_{BEV}$  equal 1. The operation of the processor is **UNDEFINED** if the Exception Base field is written with a different value when  $Status_{BEV}$  is 0.

Combining bits 31:12 with the Exception Base field allows the base address of the exception vectors to be placed at any 4KBbyte page boundary.

31	30	29 12	11 10	
1	0	Exception Base	0	CPUNum

### Figure 7.31 EBase Register Format

#### Table 7.36 EBase Register Field Descriptions

Fie	lds		Read /	
Name	Bits	Description	Write	Reset State
1	31	This bit is ignored on write and returns one on read.	R	1
Exception Base	29:12	In conjunction with bits 3130, this field specifies the base address of the exception vectors when $Status_{BEV}$ is zero.	R/W	0
CPUNum	9:0	This field specifies the number of the CPU in a multi-processor system and can be used by software to distinguish a particular processor from the others. The value in this field is set by the <i>SI_CPUNum</i> [9:0] static input pins to the core. In a single processor system, this value should be set to zero. In a two VPE system, the lowest bit of <i>SI_CPUNum</i> is ignored and <i>CPUNum</i> [0] is reset to 0 for VPE0 and to 1 for VPE1.	R	Externally Set
0	30, 11:10	Must be written as zero; returns zero on read.	0	0

# 7.2.37 Config Register (CP0 Register 16, Select 0)

The *Config* register specifies various configuration and capabilities information. Most of the fields in the *Config* register are initialized by hardware during the Reset exception process, or are constant. The *K0*, *KU*, and *K23* fields must be initialized by software in the Reset exception handler, if the reset value is not desired.

	righter her coming register remain concert																						
31	30 28	27 25	24	23	22	21	20	19	18	17	16	15	14	13	12	10	9	7	6		3	2	0
М	K23	KU	ISP	DSP	UDI	SB	0	)	MM	0	BM	BE	A	Т		AR		MT		0		K	0

### Figure 7.32 Config Register Format — Select 0

Fie	elds		Read /	
Name	Bit(s)	Description	Write	Reset State
М	31	This bit is hardwired to '1' to indicate the presence of the Config1 register.	R	1
K23	30:28	This field controls the cacheability of the kseg2 and kseg3 address segments in FM implementations. Refer to Table 7.38 for the field encoding.	FM: R/W TLB: R	FM: 010 TLB: 000
KU	27:25	This field controls the cacheability of the kuseg and useg address segments in FM implementations. Refer to Table 7.38 for the field encoding.	FM: R/W TLB: R	FM: 010 TLB: 000
ISP	24	I-side ScratchPad RAM present	R	Preset
DSP	23	D-side ScratchPad RAM present	R	Preset
UDI	22	This bit indicates that CorExtend User Defined Instructions have been implemented.	R	Preset
		Encoding Description		
		0 No User Defined Instructions are implemented		
		1 User Defined Instructions are implemented		
		This bit is automatically updated by hardware when $VPEconfO_{NCX}$ is written.		
SB	21	Indicates whether SimpleBE bus mode is enabled. Set via <i>SI_SimpleBE</i> input pin.	R	Externally Set
		Encoding Description		
		0 No reserved byte enables on OCP interface		
		1 Only simple byte enables allowed on OCP interface		
MM	18	This bit indicates whether write-through merging is enabled in the 32 byte collapsing write buffer.	R/W	1
		Encoding Description		
		0 No Merging		
		1 Merging allowed		
		This bit is implemented per-processor and not per-VPE like all other writable fields of this register.		
BM	16	Burst order. Set via SI_SBlock input pin.	R	Externally Set
		Encoding Description		
		0 Sequential		
		1 SubBlock		
BE	15	Indicates the endian mode in which the processor is running. Set via <i>SI_Endian</i> input pin.	R	Externally Set
		Encoding Description		
		0 Little endian		
	1	1 Big endian		

## Table 7.37 Config Register Field Descriptions

Fie	elds			Read /	
Name	Bit(s)		Description	Write	Reset State
AT	14:13		ype implemented by the processor. This field is always the MIPS32 architecture.	R	00
AR	12:10	Architecture r MIPS32 Relea	evision level. This field is always 001 to indicate ase 2.	R	001
		Encoding	Description		
		0	Release 1		
		1	Release 2		
		2:7	Reserved		
MT	9:7	MMU Type:		R	Preset
		Encoding	Description		
		1	Standard TLB		
		3	Fixed Mapping		
		0, 2, 4:7	Reserved		
KO	2:0	Kseg0 coheren ing.	ncy algorithm. Refer to Table 7.38 for the field encod-	R/W	010
0	20:19, 17, 6:3	Must be writte	en as zeros; returns zeros on reads.	0	0

Table 7.37 Config Register Field Descriptions (Continued)

K0(2:0) Value	Cache Coherency Attribute
0	Cacheable, noncoherent, write-through, no write allocate
1	Reserved
2	Uncached
3	Cacheable, noncoherent, write-back, write allocate
4,5,6	Reserved
7	Uncached Accelerated

## 7.2.38 Config1 Register (CP0 Register 16, Select 1)

The *Config1* register is an adjunct to the *Config* register and encodes additional information about capabilities present on the core. All fields in the *Config1* register are read-only.

The instruction and data cache configuration parameters include encodings for the number of sets per way, the line size, and the associativity. The total cache size for a cache is therefore:

Associativity \* Line Size \* Sets Per Way

If the line size is zero, no cache is implemented.

	rigato rico contigri togicto i officia																						
;	31	30		25	24 2	2	21 19	18	16	15	13	12	10	9	7	6	5	4	3	2	1	0	
]	M		MMU Size		IS		IL		IA		DS		DL		DA	C2	MD	PC	WR	CA	EP	FP	

## Figure 7.33 Config1 Register Format

#### Table 7.39 Config1 Register Field Descriptions

Fie	elds			Read /	
Name	Bit(s)	Des	scription	Write	Reset State
М	31	This bit is hardwired to '1' to ir register.	ndicate the presence of the Config2	R	1
MMU Size	30:25	This field contains the number of field is read as 0 decimal if the	R	Preset	
IS	24:22	This field contains the number of corresponding total instruction	R	Preset	
		Encoding	Description		
		0x0 64 (8KB)			
		0x1 128 (16KB)			
		0x2 256 (32KB)			
		0x3 512 (64KB)			
		0x4:0x7 Reserved			
IL	21:19	is fixed at 32 bytes when the IC cates no ICache.	on cache line size The cache line size ache is present. A value of 0 indi-	R	Preset
		Encoding	Description		
		0x0 No ICache prese	nt		
		0x1:0x3 Reserved			
		0x4 32 bytes			
		0x5:0x7 Reserved			
IA	18:16	This field contains the level of i field is fixed at 4-way set associ	nstruction cache associativity This iative	R	0x3
		Encoding	Description		
		0x0:0x2 Reserved			
		0x3 4-way			
		0x4:0x7 Reserved			
DS	15:13	This field contains the number of sponding total data cache size is	of data cache sets per way. The corre- s shown in parantheses	R	Preset
		Encoding	Description		
		Lincounig			
		Ox0         64 (8KB )			
		0x0 64 (8KB )			
		0x0         64 (8KB )           0x1         128 (16KB)			

Fie	lds			Read /	
Name	Bit(s)	1	Description	Write	Reset State
DL	12:10		ins the data cache line size. The cache line size is s when a Dcache is present. This field reads 0 when a resent.	R	Preset
		Encoding	Description		
		0x0	No DCache present		
		0x1:0x3	Reserved		
			32 bytes		
		0x5:0x7	Reserved		
DA	9:7		ins the type of set associativity for the data cache ty is fixed at 4-way.	R	0x3
		Encoding	g Description		
		0x0:0x2	Reserved		
		0x3	4-way		
		0x4:0x7	Reserved		
C2	6	Coprocessor 2	present.	R	Preset
		Encoding	Description		
			Coprocessor2 not present		
			Coprocessor2 present		
		This bit is autor VPEConf1 <sub>NCF</sub>	matically updated by hardware when $p_2$ is written.		
MD	5	MDMX impler	nented.	R	0
PC	4	Performance C	ounter registers implemented.	R	1
WR	3	Watch registers	implemented.	R	1
		Encoding	Description		
		0	No Watch registers are present		
		1	One or more Watch registers are present		
CA	2	Code compress	ion (MIPS16) implemented.	R	1
		Encoding	Description		
		0 1	No MIPS16 present		
		1	MIPS16 is implemented		
EP	1	EJTAG present ments EJTAG.	: This bit is always set to indicate that the core imple-	R	1
FP	0	FPU implemen This bit is auto VPEConf1 <sub>NCF</sub>	matically updated by hardware when	R	Preset

Table 7.39 Config1 Register Field Descriptions (Continued)

# 7.2.39 Config2 Register (CP0 Register 16, Select 2)

The *Config2* register is an adjunct to the *Config* register and is reserved to encode additional capabilities information. *Config2* is allocated for showing the configuration of level 2/3 caches. L2 values reflect the configuration information input from the L2 module. L3 fields are reset to 0 because L3 caches are not supported by the 34K core. All fields in the *Config2* register are read-only.

	Figure 7.34 Config2 Register Format																				
31	30	28 27		24	23	20	19		16	15	1	3 12	11		8	7		4	3		0
М	TU		TS			TL		TA			SU	L2E	6	SS			SL			SA	

Fie	elds				Read /		
Name	Bit(s)	1		Description		Write	Reset State
М	31	This bit register.		to '1' to indicate the presence of the Cor	nfig3	R	1
TU	30:28	Implem support		ific tertiary cache control. Tertiary cache	not	R	0
TS	27:24	Tertiary	cache sets p	er way. Tertiary cache not supported		R	0
TL	23:20	Tertiary	cache line si	ze. Tertiary cache not supported		R	0
TA	19:16	Tertiary	cache associ	ativity. Tertiary cache not supported		R	0
SU	15:13	Reserve	ed			R	0
L2B	12	writing Setting mode. I	a 1 to this bit the L2_Bypa .2 responds b	ssed. In systems which include an L2 cac t, will set the L2_Bypass output from the ss output, directs the L2 cache to go into b by asserting its L2_Bypassed output pin. ed is returned when L2B is read.	core. oypass	R/W	0
SS	11:8	Seconda	ary cache sets	s per way		R	Preset
			Encoding	Sets Per Way			
			0	64			
			1	128			
			2	256			
			3	512			
			4	1024			
			5	2048			
			6	4096			
			7	8192			
			8-15	Reserved			

#### Table 7.40 Config2 Register Field Descriptions

Fie	lds				Read /	
Name Bit(s)		Bit(s) Description				Reset State
SL	7:4	Second	ary cache line size		R	Preset
			Encoding	Sets Per Way		
			0	No cache present		
			1	4		
			2	8		
			3	16		
			4	32		
			5	64		
			6	128		
			7	256		
			8-15	Reserved		
SA	3:0	Seconda	ary cache associat	ivity	R	Preset
			Encoding	Sets Per Way		
			0	Direct mapped		
			1	2		
			2	3		
			3	4		
			4	5		
			5	6		
			6	7		
			7	8		
			8-15	Reserved		

Table 7.40 Config2 Register Field Descriptions (Continued)

# 7.2.40 Config3 Register (CP0 Register 16, Select 3)

The Config3 register encodes additional capabilities. All fields in the Config3 register are read-only.

## Figure 7.35 Config3 Register Format

31 30	11	10	9 7	6	5	4	3	2	1	0
M 0		DSPP	0	VEIC	VInt	SP	0	MT	SM	TL

## Table 7.41 Config3 Register Field Descriptions

Fie	lds		Read /	
Name	Bits	Description	Write	Reset State
М	31	This bit is reserved to indicate if a Config4 register is present.	R	0
DSPP	10	DSP Present. Indicates whether support for the DSP ASE is imple- mented. On the 34K core, this bit is always 1 since the DSP ASE is imple- mented.	R	Preset 1

Fi€	elds			Read /	
Name	Bits	-	Description		Reset State
VEIC	6	Support for an extern	al interrupt controller is implemented.	R	Externally Set
		Encoding	Description		
		0 Suppo	rt for EIC interrupt mode is not implemented		
		1 Support	rt for EIC interrupt mode is implemented		
		allows external logic	s set by the static input, <i>SI_EICPresent</i> . This to communicate whether an external interrupt to the processor or not.		
VInt	5	Vectored interrupts in tored interrupts are in	R	1	
		Encoding	Description		
		0 Vector	interrupts are not implemented		
		1 Vector	ed interrupts are implemented		
		On the 34K core, this implemented.	bit is always a 1 since vectored interrupts are		
SP	4		support is implemented, and the <i>PageGrain</i> it will always be 0 since small pages are not	R	0
		Encoding	Description		
		0 Small	page support is not implemented		
		1 Small	page support is implemented		
MT	2	This bit indicates if the mented.	ne MIPS MT (multi-threading) ASE imple-	R	1
		Encoding	Description		
		0 MIPS	MT ASE is not implemented		
		1 MIPS	MT ASE is implemented		
SM	1		ether the SmartMIPS™ ASE is implemented. not present on the 34K core, this bit will always	R	0
		Encoding	Description		
			MIPS ASE is not implemented		
		1 Smarth	MIPS ASE is implemented		
TL	0	Trace Logic impleme support is implement	nted. This bit indicates whether MIPS trace ed.	R	Preset
		Encoding	Description		
		0 Trace	ogic is not implemented		
		1 Trace	ogic is implemented		
0	30:11,9:7	Must be written as ze	ros; returns zeros on read	0	0

Table 7 41	Config3 Register	Field Descri	ntions	(Continued)	۱
	Connys Negisiei	I leiu Desch	μιστισι	Commueu	,

# 7.2.41 Config7 Register (CP0 Register 16, Select 7)

The *Config7* register contains implementation specific configuration information. A number of these bits are writeable to disable certain performance enhancing features within the core.

	Fig	gure	7.36	6 Config	7 Regis	ster	Fc	ormat							
31	18	17	16	15	9	8	7	6	5	4	3	2	1	0	
0	HCI	FPR	AR	0		ES	0	CPOOO	NBLSU	ULB	BP	RPS	BHT	SL	

Fie	lds			Read /	
Name	Bits	1	Description	Write	Reset State
0	31:19, 15:9, 7	These bits are	unused and should be written as 0.	R	0
HCI	18	require initiali cessor.	the Initialization: Indicates that a cache does not zation by software. This bit is implemented per-pro- nost likely only be set on simulation only cache models l hardware.	R	Based on HW present
FPR	17		Ratio: Indicates clock ratio between integer core and unit on 34Kf cores. Reads as 0 on 34Kc cores.	R	Based on HW present
		Encoding	Description		
		0	FP clock frequency is the same as the integer clock		
		1	FP clock frequency is one-half the integer clock		
		This bit is imp	plemented per-processor.		
AR	16	avoid virtual a config and MM the 32KB data	I: This bit indicates that the data cache is organized to liasing problems. This bit is only set if the data cache MU type would normally cause aliasing - i.e., only for a cache and TLB-based MMU. blemented per-processor.	R	Based on HW present
ES	8	capable of acc the SYNC inst out on the exte deasserted, no nal to the core value returned SI_SyncTxEn value returned SYNC instruct	vnc: If this bit is set, and if the downstream device is epting SYNC's (indicated via the pin <i>SI_SyncTxEn</i> ), truction will cause a SYNC specific transaction to go ernal bus. If this bit is cleared or if <i>SI_SyncTxEn</i> is transaction will go out, but all SYNC handling inter- will still be performed. When this bit is read, the depends on the state of the <i>SI_SyncTxEn pin</i> . If is 0, a value of 0 is returned. If <i>SI_SyncTxEn</i> is 1, the lis the last value that was written to this bit. Refer to tion description for more information.	R/W	0
CPOOO       6       Out-of-order data return on the Coprocessor interfaces:Writing 1 to this bit disables the out-of-order data return for the FPU and COP2         NEL OU       5       No. Physical data with the data of the data of the data with the data of the data of the data with the data of the dat					0
NBLSU	5	ALU pipelines	LSU: Writing 1 to this field will lock the LSU and s together. This forces LSU pipeline stalls to also stall line.	R/W	0

## Table 7.42 Config7 Register Field Descriptions

Fie	lds		Read /	
Name	Bits	Description	Write	Reset State
ULB	4	Uncached Loads Blocking: Writing 1 to this field will make all uncached loads blocking. This bit is implemented per-processor.	R/W	0
BP	3	Branch Prediction: Writing 1 to this field will disable all speculative branch prediction. The fetch unit will wait for a branch to be resolved before fetching the target or fall-through path. This bit is implemented per-VPE.	R/W	0
RPS	2	Return Prediction Stack: Writing 1 to this field will disable the use of the Return Prediction Stack. Returns (JR ra) will stall instruction fetch until the destination is calculated. This bit is implemented per-VPE.	R/W	0
BHT	1	Branch History Table: Writing 1 to this field will disable the dynamic branch prediction. Branches will be statically predicted taken. This bit is implemented per-VPE.	R/W	0
SL	0	Scheduled Loads: Writing 1 to this field will make load misses blocking. This bit is implemented per-processor.	R/W	0

### Table 7.42 Config7 Register Field Descriptions (Continued)

# 7.2.42 LLAddr Register (CP0 Register 17, Select 0)

The *LLAddr* register is instantiated per-TC. It stores the physical address (at a minimum to the enclosing 32-byte block) of the target location of any LL/SC sequence. The 34K core detects possible non-atomicity by checking every write made by any thread against the *LLAddr* of all other TCs.

### Figure 7.37 LLAddr Register Format

31	0
LLAddr	

### Table 7.43 LLAddr Register Field Descriptions

Fie			Read /	
Name	Bit(s)	Description	Write	Reset State
LLAddr	31:0	Address used by last LL instruction	R	Undefined

# 7.2.43 WatchLo Register (CP0 Register 18, Select 0-3)

The *WatchLo* and *WatchHi* registers together provide the interface to a watchpoint debug facility that initiates a watch exception if an instruction or data access matches the address specified in the registers. As such, they duplicate some functions of the EJTAG debug solution. Watch exceptions are taken only if the *EXL* and *ERL* bits are both zero in the *Status* register. If either bit is a one, the *WP* bit is set in the *Cause* register, and the watch exception is deferred until both the *EXL* and *ERL* bits are zero.

There are 4 sets of Watch register pairs (*WatchLo, WatchHi*). Two of them (select 0, 1) are associated with instruction addresses only. Thus, only the I bit is writeable, the R and W bits are tied to 0. The other two (select 2, 3) are associated with data addresses and can only be used for R or W watchpoints.

21

The *WatchLo* register specifies the base virtual address and the type of reference (instruction fetch, load, store) to match.

2 2 1 0

#### Figure 7.38 WatchLo Register Format

31		2		0
	VAddr	Ι	R	W

Fie	lds		Read /	
Name	Bits	Description	Write	Reset State
VAddr	31:3	This field specifies the virtual address to match. Note that this is a doubleword address, since bits [2:0] are used to control the type of match.	R/W	Undefined
Ι	2	If this bit is set, watch exceptions are enabled for instruction fetches that match the address.	R/W	0
R	1	If this bit is set, watch exceptions are enabled for loads that match the address.	R/W	0
W	0	If this bit is set, watch exceptions are enabled for stores that match the address.	R/W	0

#### Table 7.44 WatchLo Register Field Descriptions

## 7.2.44 WatchHi Register (CP0 Register 19, Select 0-3)

The *WatchLo* and *WatchHi* registers together provide the interface to a watchpoint debug facility that initiates a watch exception if an instruction or data access matches the address specified in the registers. As such, they duplicate some functions of the EJTAG debug solution. Watch exceptions are taken only if the *EXL* and *ERL* bits are zero in the *Status* register. If either bit is a one, then the *WP* bit is set in the *Cause* register, and the watch exception is deferred until both the *EXL* and *ERL* bits are zero.

The WatchHi register contains information that qualifies the virtual address specified in the WatchLo register: an ASID, a Global (G) bit, and an optional address mask. If the G bit is 1, then any virtual address reference that matches the specified address will cause a watch exception. If the G bit is a 0, only those virtual address references for which the ASID value in the WatchHi register matches the ASID value in the EntryHi register cause a watch exception. The optional mask field provides address masking to qualify the address specified in WatchLo.

There are 4 sets of Watch register pairs (*WatchLo*, *WatchHi*). Two of them (select 0, 1) are associated with instruction addresses only. Thus, only the I bit is meaningful, the R and W bits are tied to 0. The other two (select 2, 3) are associated with data addresses and can only be used for R or W watchpoints.

31	30	29 24	23 16	15 12	11	3	2		0
Μ	G	0	ASID	0	Mask		Ι	R	W

#### Table 7.45 WatchHi Register Field Descriptions

Fie	lds		Read /		
Name	Bit(s)	Write	Reset State		
М	31	Indicates the presence of additional Watch registers.	R	Preset	

Fie	elds		Read /	
Name	Bit(s)	Description	Write	Reset State
G	30	If this bit is one, any address that matches that specified in the <i>WatchLo</i> register causes a watch exception. If this bit is zero, the <i>ASID</i> field of the <i>WatchHi</i> register must match the <i>ASID</i> field of the <i>EntryHi</i> register to cause a watch exception.	R/W	Undefined
ASID	23:16	ASID value which is required to match that in the EntryHi register if the G bit is zero in the WatchHi register.	R/W	Undefined
Mask	11:3	Bit mask that qualifies the address in the <i>WatchLo</i> register. Any bit in this field that is a set inhibits the corresponding address bit from participating in the address match.	R/W	Undefined
I	2	This bit is set by hardware when an instruction fetch condition matches the values in this watch register pair. When set, the bit remains set until cleared by software, which is accomplished by writing a 1 to the bit.	W1C	Undefined
R	1	This bit is set by hardware when a load condition matches the values in this watch register pair. When set, the bit remains set until cleared by software, which is accomplished by writing a 1 to the bit.	W1C	Undefined
W	0	This bit is set by hardware when a store condition matches the values in this watch register pair. When set, the bit remains set until cleared by software, which is accomplished by writing a 1 to the bit.	W1C	Undefined
0	29:24, 15:12	Must be written as zero; returns zero on read.	0	0

### Table 7.45 WatchHi Register Field Descriptions (Continued)

# 7.2.45 Debug Register (CP0 Register 23, Select 0)

The *Debug* register is used to control the debug exception and provide information about the cause of the debug exception and when re-entering at the debug exception vector due to a normal exception in debug mode. The read only information bits are updated every time the debug exception is taken or when a normal exception is taken when already in debug mode.

Only the *DM* bit and the *EJTAGver* field are valid when read from non-debug mode; the values of all other bits and fields are **UNPREDICTABLE**. Operation of the processor is **UNDEFINED** if the *Debug* register is written from non-debug mode.

Some of the bits and fields are only updated on debug exceptions and/or exceptions in debug mode, as shown below:

- DSS, DBp, DDBL, DDBS, DIB, DINT are updated on both debug exceptions and on exceptions in debug modes
- *DExcCode* is updated on exceptions in debug mode, and is undefined after a debug exception
- *Halt* and *Doze* are updated on a debug exception, and are undefined after an exception in debug mode
- *DBD* is updated on both debug and on exceptions in debug modes

All bits and fields are undefined when read from normal mode, except those explicitly described to be defined, e.g. *EJTAGver* and *DM*.

						гіуи	le l	1.40 De	ennd	ĸe	уізіеі го	Jilliai					
31 30		29	28	27	26	26 25		24 2		23	2	2	21	20	19	3	
	DBD	DM	NoDCR	LSNM	Doze	Halt	Сс	ountDM	IBus	SEP	MCheck	P Cacl	neEP	DBusEP	IEXI	DDBS	Impr
	1	8	17	15	14		10	9	8	7	6	5	4	3	2	1	0
DDBLImpr		EJTAC	Gver	DExc	cCode		NoSSt	SSt	R	Offline	DINT	DIB	DDBS	DDBL	DBp	DSS	

## Figure 7.40 Debug Register Format

# Table 7.46 Debug Register Field Descriptions

Fiel	ds			Deed (	
Name	Bit(s)		Description	Read / Write	Reset State
DBD	31		ther the last debug exception or exception in debug d in a branch delay slot:	R	Undefined
		Encoding	Description		
		0	Not in delay slot		
		1	In delay slot		
DM	30	Indicates that	the processor is operating in debug mode:	R	0
	Enco		Description		
		0	Processor is operating in non-debug mode		
		1	Processor is operating in debug mode		
NoDCR	29	Indicates when	ther the dseg memory segment is present:	R	0
		Encoding	Description		
		0	dseg is present		
		1	No dseg present		
LSNM	28	Controls acces	ss of load/store between dseg and main memory:	R/W	0
		Encoding	Description		
		0	Load/stores in dseg address range goes to dseg		
		1	Load/stores in dseg address range goes to main memory		
Doze	27	Indicates that	the processor was in any kind of low power mode	R	Undefined
		when a debug	exception occurred:		
		Encoding	Description		
		0	Processor not in low power mode when debug exception occurred		
		1	Processor in low power mode when debug excep- tion occurred		
Halt	26	Indicates that debug exception	the internal system bus clock was stopped when the on occurred:	R	Undefined
		Encoding	Description		
		0	Internal system bus clock running		
		1	Internal system bus clock stopped		

Field	ls			Deed /	
Name	Bit(s)	-	Description	Read / Write	Reset State
CountDM	25	Indicates the O	Count register behavior in debug mode.	R/W	1
		Encoding	Description		
		0	Count register stopped in debug mode		
		1	Count register is running in debug mode		
IBusEP	24	instruction bu always read as Set when an in ten to the bit t instruction fet set when <i>IEXI</i>	ruction fetch Bus Error exception Pending: All s errors are precise on the 34K core so this bit will s 0. hstruction fetch bus error event occurs or if a 1 is writ- by software. Cleared when a Bus Error exception on ch is taken by the processor, and by reset. If <i>IBusEP</i> is <i>C</i> is cleared, a Bus Error exception on instruction fetch e processor, and <i>IBusEP</i> is cleared.	R	0
MCheckP	23	when a Machi by software. C the processor,	an imprecise Machine Check exception is pending. Set ne Check exception occurs or if a 1 is written to the bit Cleared when a machine check exception is taken by and by reset. If <i>MCheckP</i> is set when <i>IEXI</i> is cleared, eck exception is taken by the processor, and <i>MCheckP</i>	R	0
CacheEP	22	Indicates that	an imprecise Cache Error is pending.	R/W1	0
DBusEP	21	error event oc when a Data H reset. If <i>DBus</i>	us Error exception Pending: Set when an data bus curs or if a 1 is written to the bit by software. Cleared Bus Error exception is taken by the processor, and by <i>EP</i> is set when <i>IEXI</i> is cleared, a Data Bus Error iken by the processor, and <i>DBusEP</i> is cleared.	R/W1	0
IEXI	20	imprecise error exception or e DERET instru When <i>IEXI</i> is an instruction	or eXception Inhibit: Controls exceptions taken due to or indications. Set when the processor takes a debug xception in debug mode. Cleared by execution of the action; otherwise modifiable by debug mode software. set, the imprecise error exception from a bus error on fetch or data access, cache error, or machine check is deferred until the bit is cleared.	R/W	0
DDBSImpr	19	Indicates that taken.	an imprecise Debug Data Break Store exception was	R	0
DDBLImpr	18	Indicates that taken.	an imprecise Debug Data Break Load exception was	R	0
EJTAGver	17:15	EJTAG versio	n.	R	011
		Encoding	Description		
		3	Version 3.x		
DExcCode	14:10	7.33 for a list	cause of the latest exception in debug mode. See Table of values. fined after a debug exception.	R	Undefined

Table 7.46 Debug	Register Field	Descriptions	(Continued)
	,	Deserventerie	(••••••••••••••••••••••••••••••••••••••

Fiel	ds			<b>_</b> .,	
Name	Bit(s)		Description	Read / Write	Reset State
NoSST	9		ther the single-step feature controllable by the <i>SSt</i> bit this implementation:	R	0
		Encoding	Description		
		0	Single-step feature available		
		1	No single-step feature available		
SSt	8	Controls if de	bug single step exception is enabled:	R/W	0
		Encoding	Description		
		0	No debug single-step exception enabled		
		1	Debug single step exception enabled		
R	7	Reserved. Mu	st be written as zeros; returns zeros on reads.	R	0
Offline	6	Implemented only in Debug	per-TC. When this bit is 1, TC is allowed to execute g mode.	R/W	0
DINT	5	Indicates that exception in d	a debug interrupt exception occurred. Cleared on lebug mode.	R	Undefined
		Encoding	Description		
		0	No debug interrupt exception		
		1	Debug interrupt exception		
DIB	4		a debug instruction break exception occurred. Cleared in debug mode.	R	Undefined
		Encoding	Description		
		0	No debug interrupt exception		
		1	Debug interrupt exception		
DDBS	3		a debug data break exception occurred on a store. ception in debug mode.	R	Undefined
		Encoding	Description		
		0	No debug data exception on a store		
		1	Debug instruction exception on a store		
DDBL	2		a debug data break exception occurred on a load. ception in debug mode.	R	Undefined
		Encoding	Description		
		0	No debug data exception on a load		
		1	Debug instruction exception on a load		

 Table 7.46 Debug Register Field Descriptions (Continued)

Fiel	ds			Deed (	
Name	Bit(s)		Description	Read / Write	Reset State
DBp	1		a debug software breakpoint exception occurred. ception in debug mode.	R	Undefined
	Encoding Description				
		0	No debug software breakpoint exception		
		1	Debug software breakpoint exception		
DSS	0	Indicates that exception in d	a debug single-step exception occurred. Cleared on ebug mode.	R	Undefined
		Encoding	Description		
		0	No debug single-step exception		
		1	Debug single-step exception		

### Table 7.46 Debug Register Field Descriptions (Continued)

# 7.2.46 Trace Control Register (CP0 Register 23, Select 1)

The TraceControl register configuration is shown below.

## Figure 7.41 TraceControl Register Format

31 30	29 28	27 26	25	24	23	22	21	20	13	12	5	4	3	2	1	0
TS UT	0	TB IO	D	E	K	S	U	ASID_M		ASID		G	TFCR	TLSM	TIM	On

### Table 7.47 TraceControl Register Field Descriptions

Fields       Name     Bits			Read /	
		Description	Write	Reset State
TS	31	The trace select bit is used to select between the hardware and the software trace control bits. A value of zero selects the external hardware trace block signals, and a value of one selects the trace control bits in the <i>TraceControl</i> register.	R/W	0
UT	30	This bit is used to indicate the type of user-triggered trace record. A value of zero implies a user type 1 and a value of one implies a user type 2. The actual triggering of a user trace record happens on a write to the <i>UserTraceData</i> register. This is a 32-bit register for 32-bit processors and a 64-bit register for 64-bit processors.	R/W	Undefined
0	29:28	Reserved for future use; Must be written as zero; returns zero on read.	0	0
TB	27	Trace All Branch. When set to 1, this tells the processor to trace the PC value for all taken branches, not just the ones whose branch target address is statically unpredictable.	R/W	Undefined

Fie	lds		Read /	
Name	Bits	Description	Write	Reset State
ΙΟ	26	Inhibit Overflow. This signal is used to indicate to the core trace logic that slow but complete tracing is desired. Hence, the core trac- ing logic must not allow a FIFO overflow and discard trace data. This is achieved by stalling the pipeline when the FIFO is nearly full, so that no trace records are ever lost.	R/W	Undefined
D	25	When set to one, this enables tracing in Debug Mode. For trace to be enabled in Debug mode, the On bit must be one, and either the G bit must be one, or the current process ASID must match the ASID field in this register. When set to zero, trace is disabled in Debug Mode, irrespective of other bits.	R/W	Undefined
Е	24	When set to one, this enables tracing in Exception Mode. For trace to be enabled in Exception mode, the On bit must be one, and either the G bit must be one, or the current process ASID must match the ASID field in this register. When set to zero, trace is disabled in Exception Mode, irrespective of other bits.	R/W	Undefined
К	23	When set to one, this enables tracing in Kernel Mode . For trace to be enabled in Kernel mode, the On bit must be one, and either the G bit must be one, or the current process ASID must match the ASID field in this register. When set to zero, trace is disabled in Kernel Mode, irrespective of other bits.	R/W	Undefined
S	22	<ul><li>When set to one, this enables tracing in Supervisor Mode.For trace to be enabled in Supervisor mode, the On bit must be one, and either the G bit must be one, or the current process ASID must match the ASID field in this register.</li><li>When set to zero, trace is disabled in Supervisor Mode, irrespective of other bits.</li><li>If the processor does not implement Supervisor Mode, this bit is ignored on write and returns zero on read.</li></ul>	R/W	Undefined
U	21	<ul><li>When set to one, this enables tracing in User Mode. For trace to be enabled in User mode, the On bit must be one, and either the G bit must be one, or the current process ASID must match the ASID field in this register.</li><li>When set to zero, trace is disabled in User Mode, irrespective of other bits.</li></ul>	R/W	Undefined
ASID_M	20:13	This is a mask value applied to the ASID comparison (done when the G bit is zero). A "1" in any bit in this field inhibits the corre- sponding ASID bit from participating in the match. As such, a value of zero in this field compares all bits of ASID. Note that the ability to mask the ASID value is not available in the hardware signal bit; it is only available via the software control register. If the processor does not implement the standard TLB-based MMU, this field is ignored on write and returns zero on read.	R/W	Undefined
ASID	12:5	The ASID field to match when the G bit is zero. When the G bit is one, this field is ignored. If the processor does not implement the standard TLB-based MMU, this field is ignored on write and returns zero on read.	R/W	Undefined

Table 7.47 TraceControl Register Field Descriptions (Continued)

Fields       Name     Bits			Read /	
		Description	Write	Reset State
G	4	When set, this implies that tracing is to be enabled for all processes, provided that other enabling functions (like U, S, etc.,) are also true. If the processor does not implement the standard TLB-based MMU, this field is ignored on write and returns 1 on read. This causes all match equations to work correctly in the absence of an ASID.	R/W	Undefined
TFCR	3	When asserted, used to trace function call and return instructions with full PC values.	R/W	Undefined
TLSM	2	When asserted, used to trace data cache load and store misses with full PC values, and potentially the data address and value as well.	R/W	Undefined
TIM	1	When asserted, used to trace instruction miss with full PC values.	R/W	Undefined
On	0	This is the master trace enable switch in software control. When zero, tracing is always disabled. When set to one, tracing is enabled whenever the other enabling functions are also true.	R/W	0

## Table 7.47 TraceControl Register Field Descriptions (Continued)

# 7.2.47 Trace Control2 Register (CP0 Register 23, Select 2)

The *TraceControl2* register provides additional control and status information. Note that some fields in the *TraceControl2* register are read-only, but have a reset state of "Undefined". This is because these values are loaded from the Trace Control Block (TCB) (see Section 11.9 "Trace Control Block (TCB) Registers (Hardware Control)"). As such, these fields in the *TraceControl2* register will not have valid values until the TCB asserts these values.

This register is only implemented if the MIPS Trace capability is present.

# Figure 7.42 TraceControl2 Register Format

31 30	29	28	21 20	19	12 11	7	6	5	4	3	2
0	CPUIdV	CPUId	TCV	TCNum	Mode		ValidM	odes	TBI	TBU	SyP

Fields			Read /	
Name	Bits	Description	Write	Reset State
0	31:30	Reserved for future use; Must be written as zero; returns zero on read.	0	0
CPUIdV	29	When set, this bit specifies the VPE defined in <i>CPUId</i> must be traced. Otherwise, instructions from all VPEs are traced when other conditions for tracing are valid. This bit is ignored if <i>TCV</i> is asserted.	R/W	Undefined
CPUId	28:21	This field specifies the number of the VPE to trace when <i>CPUIdV</i> is set.	R/W	Undefined
TCV	20	When set, the <i>TCNum</i> field specifies the number of the TC that must be traced. Otherwise, instructions from all TCs are traced when other conditions for tracing are valid.	R/W	Undefined
TCNum	19:12	Specifies the TC to trace when <i>TCV</i> is set. The right-most bits only are used.	R/W	Undefined

## Table 7.48 TraceControl2 Register Field Descriptions

Fields Name Bits				Read /			
Name	Bits Description		Write	Reset State			
Mode	11:7	PDI_TraceM When tracing to be traced by ing of a specif sponding bit is traced by the p On the 34K co	rovide the same trace mode functions as the ode[4:0] signal, and is described here again. is turned on, this signal specifies what information is v the core. It uses 5 bits, where each bit turns on a trac- ic tracing mwhen that bit value is a 1. If the corre- s 0, then the Trace Value shown in column two is not processor. ore PC tracing is always enabled, regardless of the 3.ode. The table shows what trace value is turned on:I'	R/W	Undefined		
		Bit	Trace the Following				
		0	PC				
		1	Load address				
		2	Store address				
		3	Load data				
		4	Store data				
Valid- Modes	6:5	This field spec cessor.	cifies the subset of tracing that is supported by the pro-	R	Preset		
		Encoding	Meaning				
		00	PC tracing only				
		01	PC and load and store address tracing only				
		10	PC, load and store address, and load and store data				
		11	Reserved				
TBI	4	This bit indica TCB, as follow	ttes how many trace buffers are implemented by the ws:	R	Undefined		
		Encoding	Meaning				
		0	Only one trace buffer is implemented, and the TBU bit of this register indicates which trace buffer is implemented				
		1	Both on-chip and off-chip trace buffers are imple- mented by the TCB and the TBU bit of this register indicates to which trace buffer the traces is cur- rently written.				
			ded from the <i>PDI_TBImpl</i> signal when the <i>iEn</i> signal is asserted.				
TBU	3		es to which trace buffer the trace is currently being used to select the appropriate interpretation of the $2_{SyP}$ field.	R	Undefined		
		Encoding	Meaning				
		0	Trace data is being sent to an on-chip trace buffer				
		1	Trace Data is being sent to an off-chip trace buffer				
			ded from the <i>PDI_OffChipTB</i> signal when the <i>fEn</i> signal is asserted.				

Table 7.48 TraceControl2	<b>Rogistar Field</b>	Descriptions
	. Negister i leiu	Descriptions

Fie	lds					Read /	
Name	Bits		De	escription		Write	Reset State
SyP	2:0			h the internal synch , or when the synch		R	Undefined
			SyP	Sync Period			
			000	2 <sup>5</sup>	=		
			001	26			
			010	27			
			011	28			
			100	2 <sup>9</sup>			
			101	2 <sup>10</sup>			
			110	2 <sup>11</sup>			
			111	2 <sup>12</sup>			
		This field is loade PDI_SyncOffEn		PDI_SyncPeriod sig	gnal when the		

### Table 7.48 TraceControl2 Register Field Descriptions

## 7.2.48 User Trace Data Register (CP0 Register 23, Select 3)

A software write to any bits in the *UserTraceData* register will trigger a trace record to be written indicating a type 1 or type 2 user format. The type is based on the *UT* bit in the *TraceControl* register. This register cannot be written in consecutive cycles. The trace output data is **UNPREDICTABLE** if this register is written in consecutive cycles.

This register is only implemented if the MIPS Trace capability is present.

### Figure 7.43 User Trace Data Register Format

31	0
Data	

### Table 7.49 UserTraceData Register Field Descriptions

Fields			Read /	
Name	Bits	Description	Write	Reset State
Data	31:0	Software readable/writable data. When written, this triggers a user format trace record out of the PDtrace interface that transmits the Data field to trace memory.	R/W	0

# 7.2.49 TracelBPC Register (CP0 Register 23, Select 4)

The *Trace/BPC* register is used to control start and stop of tracing using an EJTAG Instruction Hardware breakpoint. TheInstruction Hardware breakpoint would then be set as a trigger source and optionally also as a Debug exception breakpoint.

This register is only implemented if both Hardware breakpoints and the MIPS Trace capability are present.

### Figure 7.44 TracelBPC Register Format

31	29	28	27	12	11	9	8 6	5	3	2	0
(	)	IE	0		IBPC	3	IBPC <sub>2</sub>	IBPC <sub>1</sub>	l	IBPC <sub>0</sub>	)

#### Table 7.50 TracelBPC Register Field Descriptions

Fields				Read /	
Name	Bits		Description	Write	Reset State
0	31:29, 27:12	Reserved for f	uture implementation	R	0/1
IE	28		y whether the trigger signal from EJTAG instruction build trigger tracing functions or not:	R/W	0
		Encoding	Meaning		
		0	Disables trigger signals from instruction break- points		
		1	Enables trigger signals from instruction break- points		
IBPC <sub>n</sub>	3n-1:3n-3	7.52 shows the the encoding f mentation, if i are reserved, r If bit 27 is zer 3n-3 is used to	are decoded to enable different tracing modes. Table e possible interpretations. Each set of 3 bits represents for the instruction breakpoint n in the EJTAG imple- t exists. If the breakpoint does not exist then the bits read as zero and writes are ignored. o, bits 3n-1:3n-2 are ignored, and only the bottom bit o start and stop tracing as specified in versions less his specification.	R/W	0

## 7.2.50 TraceDBPC Register (CP0 Register 23, Select 5)

The *TraceDBPC* register is used to control start and stop of tracing using an EJTAG Data Hardware breakpoint. The Data Hardware breakpoint would then be set as a trigger source and optionally also as a Debug exception breakpoint.

This register is only implemented if both Hardware breakpoints and the MIPS Trace capability are present

#### Figure 7.45 TraceDBPC Register Format

31 29	28	27	6	5	3	2	0
0	DE	0		DBPC	1	DBPC	0

#### Table 7.51 TraceDBPC Register Field Descriptions

Fie	lds		Read /	
Name	Bits	Description		
0	31:29, 27:6	Reserved for future implementation		0/1

Fields			Read /	
Name	Bits	Bits Description		Reset State
DE	28	Used to specify whether the trigger signal from EJTAG data break- point should trigger tracing functions or not: Encoding Meaning		0
		0       Disables trigger signals from data breakpoints         1       Enables trigger signals from data breakpoints		
DBPC <sub>n</sub>	3n-1:3n-3			

#### Table 7.51 TraceDBPC Register Field Descriptions

#### Table 7.52 BreakPoint Control Modes: IBPC and DBP

Value	Trigger Action	Description
000	Unconditional Trace Stop	Unconditionally stop tracing if tracing was turned on. If tracing is already off, then there is no effect.
001	Unconditional Trace Start	Unconditionally start tracing if tracing was turned off. If tracing is already turned off then there is no effect.
010 to 111	Not used	Reserved for future implementation

# 7.2.51 Debug Exception Program Counter Register (CP0 Register 24, Select 0)

The Debug Exception Program Counter (*DEPC*) register is a read/write register that contains the address at which processing resumes after a debug exception or debug mode exception has been serviced.

For synchronous (precise) debug and debug mode exceptions, the DEPC contains either:

- The virtual address of the instruction that was the direct cause of the debug exception, or
- The virtual address of the immediately preceding branch or jump instruction, when the debug exception causing instruction is in a branch delay slot, and the Debug Branch Delay (*DBD*) bit in the *Debug* register is set.

For asynchronous debug exceptions (debug interrupt), the *DEPC* contains the virtual address of the instruction where execution should resume after the debug handler code is executed.

In processors that implement the MIPS16 ASE, a read of the *DEPC* register (via MFC0) returns the following value in the destination GPR:

 $GPR[rt] \leftarrow DebugExceptionPC_{31..1} || ISAMode_0$ 

That is, the upper 31 bits of the debug exception PC are combined with the lower bit of the ISAMode field and written to the GPR.

Similarly, a write to the *DEPC* register (via MTC0) takes the value from the GPR and distributes that value to the debug exception PC and the ISAMode field, as follows

DebugExceptionPC  $\leftarrow$  GPR[rt]<sub>31..1</sub> || 0 ISAMode  $\leftarrow$  2#0 || GPR[rt]<sub>0</sub>

That is, the upper 31 bits of the GPR are written to the upper 31 bits of the debug exception PC, and the lower bit of the debug exception PC is cleared. The upper bit of the ISAMode field is cleared and the lower bit is loaded from the lower bit of the GPR.

#### Figure 7.46 DEPC Register Format

31		0
	DEPC	

Fields					
Name	Bit(s)	Description	Read / Write	Reset	
DEPC	31:0	The <i>DEPC</i> register is updated with the virtual address of the instruc- tion that caused the debug exception. If the instruction is in the branch delay slot, then the virtual address of the immediately pre- ceding branch or jump instruction is placed in this register. Execution of the DERET instruction causes a jump to the address in the <i>DEPC</i> .	R/W	Undefined	

#### Table 7.53 DEPC Register Formats

## 7.2.52 Performance Counter Register (CP0 Register 25, select 0-7)

The 34K processor defines four performance counters and four associated control registers, which are mapped to CP0 register 25. The select field of the MTC0/MFC0 instructions are used to select the specific register accessed by the instruction, as shown in Table 7.54.

Select[2:0]	Register
0	Register 0 Control
1	Register 0 Count
2	Register 1 Control
3	Register 1 Count
4	Register 2 Control
5	Register 2 Count
6	Register 3 Control
7	Register 3 Count

#### **Table 7.54 Performance Counter Register Selects**

Each counter is a 32-bit read/write register and is incremented by one each time the countable event, specified in its associated control register, occurs. Each counter can independently count one type of event at a time.

MIPS32® 34K<sup>™</sup> Processor Core Family Software User's Manual, Revision 01.02

Bit 31 of each of the counters are AND'ed with an interrupt enable bit, *IE*, of their respective control register, and then OR'ed together to create the  $SI_PCI$  output. This signal is combined with one of the  $SI_Int$  pins to signal an interrupt to the core. Counting is not affected by the interrupt indication. This output is cleared when the counter wraps to zero, and may be cleared in software by writing a value with bit 31 = 0 to the *Performance Counter Count* registers.

For a more detailed desciption of the performance counter events, please refer to the Programmer's Guide.

#### Figure 7.47 Performance Counter Control Register

31	30	29 22	21	20	19 16	15 12	11 5	4	3	2	1	0
М	0	TCID	MT	_EN	VPEID	0	Event	IE	U	S	K	EXL

Fields			Read/		
Name	Bits	Description	Write	Reset State	
М	31	If this bit is one, another pair of <i>Performance Control</i> and <i>Counter</i> registers is implemented at a MTC0 or MFC0 select field value of ' $n+2$ ' and ' $n+3$ '.	R	Preset	
TCID	29:22	Specifies which TC events should be counted for if per-TC counting is enabled.	R/W	Undefined	
MT_EN	21:20	Specifies which events should be counted:	R/W	Undefined	
		Encoding Meaning			
		00 Count events from all TCs & VPEs			
		01 Count events from all TCs of the VPE specified in VPEID			
		10 Count events from the TC specified in TCID			
		11 Reserved			
VPEID	19:16	Specifies which VPE events should be counter for if per-VPE count- ing is enabled.	R/W	Undefined	
Event	11:5	Counter event enabled for this counter. Possible events are listed in Table 7.56.	R/W	Undefined	
IE	4	Counter Interrupt Enable. This bit masks bit 31 of the associated count register from the interrupt exception request output.	R/W	0	
U	3	Count in User Mode. When this bit is set, the specified event is counted in User Mode.	R/W	Undefined	
S	2	Count in Supervisor Mode. When this bit is set, the specified event is counted in Supervisor Mode.	R/W	Undefined	
K	1	Count in Kernel Mode. When this bit is set, count the event in Kernel Mode when <i>EXL</i> and <i>ERL</i> both are 0.	R/W	Undefined	
EXL	0	Count when <i>EXL</i> . When this bit is set, count the event when $EXL = 1$ and $ERL = 0$ .	R/W	Undefined	
0	30, 15:12	Must be written as zeroes; returns zeroes when read.	0	0	

#### **Table 7.55 Performance Counter Control Register Field Descriptions**

Table 7.56 describes the events countable with the two performance counters. The type field indicates whether the event can be per-TC (T), per-VPE (V), or per-Processor (P). TC countable events can also be counted in VPE or Processor modes, and VPE countable events can also be counted in Processor mode. The operation of a counter is

Event Num	Counter 0/2	Туре	Counter 1/3	Туре
0	Cycles	Р	Cycles	Р
1	Instructions completed	Т	Instructions completed	Т
2	branch instructions	Т	Branch mispredictions	Т
3	JR r31 (return) instructions	Т	JR r31 mispredictions	Т
4	JR (not r31) instructions	Т	JR r31 not predicted	Т
5	ITLB accesses	Т	ITLB misses	Т
6	DTLB accesses	Т	DTLB misses	Т
7	JTLB instruction accesses	Т	JTLB instruction misses	Т
8	JTLB data accesses	Т	JTLB data misses	Т
9	Instruction Cache accesses	Т	Instruction cache misses	Т
10	Data cache accesses	Т	Data cache writebacks	Т
11	Data cache misses	Т	Data cache misses	Т
12	Reserved		Reserved	
13	Reserved		Reserved	
14	integer instructions completed	Т	FPU instructions completed	Т
15	loads completed	Т	stores completed	Т
16	J/JAL completed	Т	MIPS16 instructions completed	Т
17	no-ops completed	Т	integer multiply/divide completed	Т
18	Stalls	Р	replay traps (other than uTLB)	Т
19	SC instructions completed	Т	SC instructions failed	Т
20	Prefetch instructions completed	Т	Prefetch instructions completed with cache hit	Т
21	L2 cache writebacks	Р	L2 cache accesses	Р
22	L2 cache misses	Р	L2 cache single bit errors corrected	Р
23	Exceptions taken	Т	Single Threaded Mode	Р
24	cache fixup	Т	Refetches	Т
25	IFU stalls	Р	ALU stalls	Р
26	DSP Instructions Completed	Т	ALU-DSP Saturations Done	Т
27	Reserved	·	MDU-DSP Saturations Done	Т
28	Impl. specific PM event	Т	Impl. specific Cp2 event	Т
29	Impl. specific ISPRAM event	Т	Impl. specific DSPRAM event	Т
30	Impl. specific CorExtend event	Т	Reserved	

I

I

Event Num	Counter 0/2	Туре	Counter 1/3	Туре
31	Impl. specific XYM event	Т	Impl. specific ITC event	Т
32	ITC Loads	Т	ITC Stores	Т
33	Uncached Loads	Т	Uncached Stores	Т
34	FORK Instructions completed	Т	YIELD instruction completed	Т
35	CP2 Arithmetic Instns Completed	Т	CP2 To/From Instns completed	Т
36		Reserv	ed	I
37	I\$ Miss Stall cycles	Т	D\$ miss stall cycles	Т
38	L2 Instn miss stall cycles	Р	L2 data miss stall cycles	Р
39	D\$ miss cycles	Р	L2 miss cycles	Р
40	Uncached stall cycles	Т	ITC stall cycles	Т
41	MDU stall cycles	Т	FPU stall cycles	Т
42	CP2 stall cycles	Т	CorExtend stall cycles	Т
43	ISPRAM Stall Cycles	Т	DSPRAM stall cycles	Т
44	CACHE Instn stall cycles	Р	Reserved	
45	Load to Use stalls	Т	ALU to AGEN stalls	Т
46	Other interlock stalls	Т	Branch mispredict stalls	Pi
47	Relax bubbles	v	Reserved	
48	IFU FB full refetches	Т	FB entry allocated	Р
49	EJTAG Instruction Triggerpoints	Т	EJTAG Data Triggerpoints	Т
50	FSB < 1/4 full	Р	FSB 1/4-1/2 full	Р
51	FSB > 1/2 full	Р	FSB full pipeline stalls	Р
52	LDQ < 1/4 full	Р	LDQ 1/4-1/2 full	Р
53	LDQ > 1/2 full	Р	LDQ full pipeline stalls	Р
54	WBB < 1/4 full	Р	WBB 1/4-1/2 full	Р
55	WBB > $1/2$ full	Р	WBB full pipeline stalls	Р
56-63		Reserv	ed	I

#### **Table 7.56 Performance Counter Count Register Field Descriptions**

I

# 

|

# Event Name Counter Number Description

**Table 7.57 Event Descriptions** 

	Counter	Number	Description			
Cycles	0/1/2/3	0	Total number of cycles			
Instruction Completion: The following events indicate completion of various types of instructions						
Instructions	0/1/2/3	1	Total number of instructions completed.			

## Table 7.57 Event Descriptions

Event Name	Counter	Event Number	Description
Branch instns	0/2	2	Counts all branch instructions that completed
JR R31 (return) instns	0/2	3	Counts all JR R31 instructions that completed
JR (not R31)	0/2	4	Counts all JR \$xx (not \$31) and JALR instructions (indirect jumps).
Integer instns	0/2	14	Non floating point, non Coprocessor 2 instructions.
FPU instns	1/3,	14	Floating point instructions
Loads	0/2	15	Includes both integer and coprocessor loads
Stores	1/3	15	Includes both integer and coprocessor stores
J/JAL	0/2	16	Direct Jump (And Link) instruction
MIPS16e	1/3	16	All MIPS16e instruction
no-ops	0/2	17	This includes all instructions that normally write to a GPR, but where the destination register was set to r0
Integer Multiply/Divide	1/3	17	Counts all Integer Multiply/Divide instructions (MULxx, DIVx, MADDx, MSUBx)
SC	0/2	19	Counts conditional stores regardless of whether they succeeded.
PREF	0/2	20	Note that this only counts PREFs that are actually attempted. PREFs to uncached addresses or ones with translation errors are not counted
DSP instns	0/2	26	Counts DSP ASE instructions.
ITC Loads	0/2	32	Counts loads issued to ITC. This includes loads that are rolled back due to the parent TC getting halted or taking an exception.
ITC Stores	1/3,	32	Counts stores issued to ITC. This includes stores that are rolled back due to the parent TC getting halted or taking an exception
Uncached Loads	0/2	33	Include both Uncached and Uncached Accelerated CCAs
Uncached Stores	1/3,	33	1
FORK instns	0/2	34	MT ASE Fork instruction
YIELD instns	1/3	34	MT ASE YIELD instruction
Cp2 Arithmetic instns	0/2	35	Counts Coprocessor 2 register-to-register instructions.
Cp2 To/From instns	1/3	35	Includes move to/from, control to/from, and cop2 loads and stores
Instruction execution events			1
Branch mispredicts	1/3	2	Counts all branch instructions which completed, but were mispre- dicted.
JR r31 mispredicts	1/3	3	Counts all JR \$31 instructions which completed, used the RPS for a prediction, but were mispredicted
JR r31 not-predicted	1/3	4	RPS will be dynamically associated with only one TC, returns on other TCs will not be predicted
ITLB accesses	0/2	5	Counts ITLB accesses that are due to fetches showing up in IF stage of the pipe and do not use fixed mapping or are not in unmapped space. If an address is fetched twice down the pipe (as in the case of a cache miss), that instruction will count 2 ITLB accesses. Also, since each fetch gets us 2 instructions, there is one access marked per dou- ble word

#### Table 7.57 Event Descriptions

Event Name	Counter	Event Number	Description
ITLB misses	1/3	5	Counts all misses in ITLB except ones that are on the back of anothe miss. We cannot process back to back misses and thus those are ignored for this purpose. Also ignored if there is some form of addres error.
DTLB accesses	0/2	6	Counts DTLB access including those in unmapped address spaces.
DTLB misses	1/3	6	Counts DTLB misses. Back to back misses that result in only one DTLB entry getting refilled are counted as a single miss.
JTLB instruction accesses	0/2	7	Instruction JTLB accesses are counted exactly the same as ITLB misses
JTLB instruction misses	1/3	7	Counts instruction JTLB accesses that result in no match or a match on an invalid translation
JTLB data accesses	0/2	8	Data JTLB accesses.
JTLB data misses	1/3	8	Counts data JTLB accesses that result in no match or a match on an invalid translation
I\$ accesses	0/2	9	Counts every time the instruction cache is accessed. All replays, wasted fetches etc. are counted. For example, following a branch, ever the prediction is taken, the fall through access is counted.
I\$ misses	1/3	9	Counts all instruction cache misses that result in a bus request.
D\$ accesses	0/2	10	Counts cached loads and stores.
D\$ writebacks	1/3	10	Counts cache lines written back to memory due to replacement or cacheops.
D\$ misses	0/1/2/3	11	Counts loads and stores that miss in the cache
SC instructons failed	1/3	19	SC instruction that did not update memory
PREF completed with cache hit	1/3	20	Counts PREF instructions that hit in the cache
L2 Cache Writebacks	0/2	21	Counts cache lines written back to memory due to replacement or cacheops
L2 Cache Accesses	1/3	21	Number of accesses to L2 Cache
L2 Cache Misses	0/2	22	Number of accesses that missed in the L2 cache
L2 Cache Single Bit Errors Corrected	1/3	22	Single bit errors in L2 Cache that were detected and corrected
Exceptions Taken	0/2	23	Any type of exception taken
ALU-DSP Saturations Done	1/3	26	Number of times a DSP instruction caused an ALU accumulator to saturate
MDU-DSP Saturations Done	1/3	27	Number of times a DSP instruction caused an MDU accumulator to saturate
EJTAG instruction triggers	0/2	49	Number of times an EJTAG Instruction Trigger Point condition matched
EJTAG data triggers	1/3	49	Number of times an EJTAG Data Trigger Point condition matched

## Table 7.57 Event Descriptions

Event Name	Counter	Event Number	Description
Replays	1/3	18	Counts all replayed instructions. When a long stall condition is detected, instructions are flushed back to the instruction buffer to allow other TCs to advance. The flushed instructions must then be replayed. Count includes instructions that have been replayed multiple times.
Single Threaded mode	1/3	23	Counts all cycles where one and only one TC is eligible for scheduling instructions. Does not include cycles when zero or two or more TCs are eligible for scheduling.
Refetches	1/3	24	Counts the number of replayed instructions that are sent back to IFU to be refetched. If a replay condition is detected, but the instruction is no longer in the instruction buffer, the IFU will need to refetch it.
Cache fixup	0/2	24	Counts cycles where the LSU is in fixup and cannot accept a new instruction from the ALU. Fixups are replays within the LSU that occur when an instruction needs to re-access the cache or the DTLB
General Stalls			1
IFU Stalls	0/2	25	Counts the number of cycles where the fetch unit is not providing a valid instruction to the ALU.
ALU Stalls	1/3	25	Counts the number of cycles where the ALU pipeline cannot advance
Stalls	0/2	18	Counts the total number of cycles where no instructions are issued b IFU to ALU (the RF stage does not advance). This includes both of the previous two events. This is different than the sum of them thoug because cycles when both stalls are active will only be counted once
			ue to this. This will include bubbles introduced by replays within the rs for each of the active events will be incremented.
I\$ miss stall cycles	0/2	37	When IFU stalls because an I\$ miss caused a TC not to have any run nable instructions. Ignores the stalls due to ITLB misses as well as th 4 cycles following a redirect.
D\$ miss stall cycles	1/3	37	Counts all cycles where integer pipeline waits on Load return data du to a D-cache miss. The LSU can signal a "long stall" on a D-cache misses, in which case the waiting TC might be rescheduled so other TCs can execute instructions till the data returns.
L2 Instn Miss Stall cycles	0/2	38	L2 Instruction miss is stalling the pipeline.
L2 Data Miss stall cycles	1/3	38	L2 Data miss is stalling the pipeline
D\$ miss cycles	0/2	39	D\$ miss is outstanding, but not necessarily stalling the pipeline. The difference between this and D\$ miss stall cycles can show the gain from non-blocking cache misses.
L2 miss cycles	1/3	39	L2 miss is outstanding, but not necessarily stalling the pipeline
Uncached Stall Cycles	0/2	40	Cycles where the processor is stalled on an uncached fetch, load, or store
ITC Load/Store stall	1/3	40	Counts all cycles where a TC is waiting on a ITC load or store to com
			plete and there are no other TCs that can execute.

## Table 7.57 Event Descriptions

Event Name	Counter	Event Number	Description
FPU stall	1/3	41	Counts all cycles where integer pipeline waits on FPU return data. FPU block can signal a "long stall", in which case the waiting TC might be rescheduled so other TCs can execute instructions till the data returns.
Cp2 stall	0/2	42	Counts all cycles where integer pipeline waits on CP2 return data. CP2 block can signal a "long stall", in which case the waiting TC might be rescheduled so other TCs can execute instructions till the data returns.
CorExtend stall	1/3	42	Counts all cycles where integer pipeline waits on CorExtend return data. CorExtend block can signal a "long stall", in which case TC might be rescheduled so other TCs can execute instructions till the data returns.
ISPRAM stall	0/2	43	Count all pipeline bubbles that are a result of multicycle ISPRAM access. Pipeline bubbles are defined as all cycles that IFU doesn't present an instruction to ALU. The four cycles after a redirect are no counted.
DSPRAM stall	1/3	43	Counts stall cycles created by an instruction waiting for access to DSPRAM.
CACHE instn stall	0/2	44	Counts all cycles where pipeline is stalled due to CACHE instructions Includes cycles where CACHE instructions themselves are stalled in the ALU, and cycles where CACHE instructions cause subsequent instructions to be stalled
Load to Use stall	0/2	45	Counts all cycles where integer pipeline waits on Load return data. LSU block can signal a "long stall", in which case the waiting TC might be rescheduled so other TCs can execute instructions till the data returns.
ALU to AGEN stall	1/3	45	Counts stall cycles due to skewed ALU where the bypass to the address generation takes an extra cycle.
Other interlocks	0/2	46	Counts all cycles where integer pipeline waits on return data from MFC0, RDHWR, MFTTR instructions.
Branch mispredict stalls	1/3	46	This counts the number of cycles from a mispredicted branch until th next non-delay slot instruction executes. Count is not very meaningfu when executing from multiple TCs
Relax stalls	0/2	47	Number of cycles that a low power op is 'executed' as requested by Policy Manager
FSB full pipeline stalls	1/3	51	Cycles where the pipeline is stalled because the Fill-Store Buffer in LSU is full.
LDQ full pipeline stalls	1/3	53	Cycles where the pipeline is stalled because the Load Data Queue in the LSU is full
Write Back Buffer full stalls	1/3	55	Cycles where the pipeline is stalled because the WriteBack Buffer in the BIU is full.
			y the customer will have an event signal associated with them. The cor for, based on the state of the control register.
Policy Manager	0	28	
Cp2	1	28	

I

Event Name	Counter	Event Number	Description
ISPRAM	0	29	
DSPRAM	1	29	
XYM	0	31	
ITC	1	31	
CorExtend	0	30	
<b>Buffer usage events</b> - These count the events cannot be qualified by TC or			buffers within the core spend at various levels of fullness. These
Fill Store Buffer < 1/4 full	0/2	50	
Fill Store Buffer 1/4 to 1/2 full	1/3	50	
Fill Store Buffer > 1/2 full	0/2	51	
Load Data Queue < 1/4 full	0/2	52	
Load Data Queue 1/4 to 1/2 full	1/3	52	
Load Data Queue > 1/2 full	0/2	53	
Write Back Buffer < 1/4 full	0/2	54	
Write Back Buffer 1/4 to 1/2 full	1/3	54	
Write Back Buffer > 1/2 full	0/2	55	
IFU Fill buffer allocated	1/3	48	Number of cycles where at least one of the IFU fill buffers is allocated (miss pending)
Refetches due to all IFU Fill Buff- ers allocated	0/2	48	Counts the number of times an instruction cache miss was detected, but both fill buffers were already allocated.

#### **Table 7.57 Event Descriptions**

The performance counter resets to a low-power state, in which none of the counters will start counting events until software has enabled event counting, using an MTC0 instruction to the Performance Counter Control Registers.

#### Figure 7.48 Performance Counter Count Register

31		0
	Counter	

#### Table 7.58 Performance Counter Count Register Field Descriptions

Fie	lds		Read /	
Name	Bits	Description	Write	Reset State
Counter	31:0	Counter	R/W	Undefined

## 7.2.53 ErrCtl Register (CP0 Register 26, Select 0)

The *ErrCtl* register controls parity protection of data and instruction caches and provides for software testing of the way-selection and scratchpad RAMs.

Parity protection can be enabled or disabled using the *PE* bit. When parity is enabled and the *PO* bit is deasserted, the CACHE Index Store Tag and Index Store Data operations will internally generate parity to be written into the RAM arrays. However, when the *PO* bit is asserted, tag array parity is written using the *P* bit of the *TagLo* register and data array parity is written using the *PI/PD* bits of *ErrCtl*.

ECC protection for the secondary cache is controlled by a combination of PE and the L2P bits.

A CACHE Index Load Tag operation to the instruction cache will update the *PCI* field with the instruction precode bits from the data array and the *PI* field with the parity bits from the data array if parity is supported. A CACHE Index Load Tag operation to the data cache will cause the *PD* bits to be updated with the byte parity for the selected word of the data array if parity is implemented. If parity is disabled or not implemented, the contents of the *PI* and *PD* fields after a CACHE Index Load Tag operation will be 0.

The *PCO* field can be used for testing the precode bits of the instruction cache data array. When the *PCO* bit is cleared, the CACHE Index Store Data instruction will internally generate the precode bits to be written into the instruction cache data array. However, when the *PCO* bit is set, the CACHE Index Store Data instruction will write the value in the *PCI* field to the precode bits in the data array. Setting an illegal value in the precode bits will cause unpredictable behavior. This mechanism should only be used for software testing of the cache arrays. Furthermore, the cache should be flushed after testing.

The way- selection RAM test mode is enabled by setting the *WST* bit. This mode is intended for software testing of the way-selection RAM and data RAM. It modifies the functionality of the CACHE Index Load Tag and Index Store Tag operations so that they modify the way-selection RAM instead of the TAG RAMs. In addition, when the *WST* bit is set, the CACHE Index Store Data can be used for testing the data RAM.

Setting the *SPR* bit enables scratchpad test mode. This mode allows reading and writing of the scratchpad pseudo-tags as well the scratchpad data array.

Setting the *ITC* bit enables access to the ITC pseudo-tags that control the addressing information

At most one of the WST, SPR, and ITC bits should be set. Setting multiple bits will lead to unpredictable behavior.

#### Figure 7.49 ErrCtl Register

31	30	29	28	27	26	25	24	23	19	18	13	12	4	3	0
PE	PO	WST	SPR	PCO	ITC	LBE	WABE	L2P			PCI	PI		PD	

#### Table 7.59 ErrCtl Register Field Descriptions

Fie	Fields			Read /	
Name	Bits		Description	Write	Reset State
PE	31	2	This bit enables or disables the cache parity protec- he instruction cache and the data cache.	R or R/W	0
		Encoding	Meaning		
		0	Parity disabled		
		1	Parity enabled		
		mented when field is always	hly write-able if the cache parity option was imple- the core was built. If cache parity is not supported, this read as 0. Software can test for cache parity support to write a 1 to this field, then read back the value.		

Fie	lds		Read /	
Name	Bits	Description	Write	Reset State
РО	30	Parity Overwrite. If set, the <i>PI/PD</i> fields of this register overwrites calculated parity for the data array. In addition, the <i>P</i> field of the TagLo register overwrites calculated parity for the tag array. This bit only has significance during CACHE Index Store Tag and CACHE Index Store Data operations.         Encoding       Meaning	R/W	0
		0     Use calculated parity       1     Override calculated parity		
WST	29	Way Selection Test. If set, way-selection RAM test mode is enabled. This affects only the CACHE instruction operation.	R/W	0
		Encoding Meaning		
		0 Test mode disabled		
		1 Test mode enabled		
SPR	28	ScratchPadRAM test. If set, indexed CACHE instructions operate on the ScratchPad RAM. Undefined behavior if ScratchPad RAM is not present	R/W	0
РСО	27	Precode override. If set, the contents of the <i>PCI</i> field overwrite the calculated precode bits when data is written to the instruction cache for indexed CACHE instruction operations.	R/W	0
		Encoding Meaning		
		0 Use calculated precode		
		1 Override calculated precode		
ITC	26	InterThread Communication. If set, Index Load Tag and Index Store Tag CACHE instructions operate on the ITC tag.	R/W	0
LBE	25	Bit indicating that the most recent Data Bus Error was involved a load instruction. A Per-TC BE bit will indicate which TCs were impacted.	R	Undefined
WABE	24	Bit indicating that the most recent Data Bus Error was due to a write allocate and that store data was lost. There is no indication of which TC(s) the store request came from. It is possible for both <i>LBE</i> and <i>WABE</i> to be set if the bus error was on a line being used for both loads and stores.	R	Undefined
L2P	23	L2 ECC Enable. This bit can be set only if the L2 is ECC capable. This bit in conjunction with the PE bit enables or disables the ECC protection for the L2 cache:	R/W	0
		PE L2P L2 check		
		1 0 1		
0	22:19	Must be written as zeroes; returns zeroes when read.	0	0

## Table 7.59 ErrCtl Register Field Descriptions

Fie	Fields			Read /	
Name	Bits		Description	Write	Reset State
PCI	18:13	Instruction pr data RAM.	ecode bits read from or written to the instruction cache	R/W	Undefined
PI	12:4	Parity bit read	from or written to instruction cache data RAM.	R/W	Undefined
		Bits	Meaning		
		12	Even parity bit for the pre-code bits		
		11:4	Per-byte even parity bits for the 64b of data		
PD	3:0		d from or written to data cache data RAM. <i>PD[0]</i> is r the least-significant byte of the requested data.	R/W	Undefined

#### Table 7.59 ErrCtl Register Field Descriptions

## 7.2.54 CacheErr Register (CP0 Register 27, Select 0)

The *CacheErr* register provides an interface with the cache error-detection logic. When a Cache Error exception is signaled, the fields of this register are set accordingly. The format of the cache error register is different for Primary caches and the Secondary Cache. The EC bit ([30]) indicates the format to be used for decoding the contents of the CacheErr register.

#### Figure 7.50 CacheErr Register (Primary Caches)

31	30	29	28	27	26	25	24	23	22	21 20	19	0
ER	EC	ED	ET	ES	EE	EB	EF	SP	EW	Way	Index	

#### Table 7.60 CacheErr Register Field Descriptions (Primary Caches)

Fie	lds		Read /	
Name	Bits	Description	Write	Reset State
ER	31	Error Reference. Indicates the type of reference that encountered an error.	R	Undefined
		Encoding Meaning		
		0 Instruction		
		1 Data		
EC	30	Indicates the cache level at which the error was detected:	R	Undefined
		Encoding Meaning		
		0 Primary		
		1 Non-primary		
ED	29	Error Data. Indicates a data RAM error.	R	Undefined
		Encoding Meaning		
		0 No data RAM error detected		
		1 Data RAM error detected		

Fields			Read /	
Name	Bits	Description	Write	Reset State
ET	28	Error Tag. Indicates a tag RAM error.	R	Undefined
		Encoding Meaning		
		0 No tag RAM error detected		
		1 Tag RAM error detected		
ES	27	Error source. Indicates whether error was caused by internal processor or external snoop request.	R	Undefined
		Encoding Meaning		
		0 Error on internal request		
		1 Error on external request		
EE	26	Error external: Indicates whether a bus parity error was detected. Not supported	R	0
EB	25	Error Both. Indicates that a data cache error occurred in addition to an instruction cache error.	R	Undefined
		Encoding Meaning		
		0 No additional data cache error		
		1 Additional data cache error		
		In the case of an additional data cache error, the remainder of the bits in this register are set according to the instruction cache error.		
EF	24	<ul> <li>Error Fatal. Indicates that a fatal cache error has occurred.</li> <li>There are a few situations where software will not be able to get all information about a cache error from the <i>CacheErr</i> register. These situations are fatal because software cannot determine which memory locations have been affected by the error. To enable software to detect these cases, the <i>EF</i> bit (bit 24) has been added to the <i>CacheErr</i> register.</li> <li>The following 6 cases are indicated as fatal cache errors by the <i>EF</i> bit:</li> <li>1 Dirty parity error in dirty victim (dirty bit cleared in tag)</li> <li>2 Tag parity error in dirty victim</li> <li>3 Data parity error in dirty victim</li> <li>4 WB store miss and EW error at the requested index</li> <li>5 Dual/Triple errors from different transactions, e.g. scheduled and non-scheduled load.</li> <li>6 Multiple data cache errors detected before the first instruction of the cache error handler is issued.</li> <li>In addition to the above, simultaneous instruction and data cache errors as indicated by <i>CacheErr</i><sub>EB</sub> will cause information about the data cache error to be unavailable. However, that situation is not indicated by <i>CacheErr</i><sub>EFF</sub></li> </ul>	R	Undefined

Table 7.60 CacheErr Register Field Descriptions (Primary Caches) (Continued)

Fie	lds		Read /	
Name	Bits	Description	Write	Reset State
SP	23	Scratchpad. Indicates Scratchpad RAM parity error.	R	0
		Encoding Meaning		
		0 No Scratchpad RAM error detected		
		1 Scratchpad RAM error detected		
EW	22	Error Way. Indicates a way selection RAM error.	R	Undefined
		Encoding Meaning		
		0 No way selection RAM error detected		
		1 Way selection RAM error detected		
Way	21:20	Way. Specifies the cache way in which the error was detected. It is not valid if a Tag RAM error is detected (ET=1) or Scratchpad RAM error is detected (SP=1).	R	Undefined
Index	19:0	Index. Specifies the cache or Scratchpad RAM index of the double word in which the error was detected. The way of the faulty cache is written by hardware in the <i>Way</i> field. Software must combine the <i>Way</i> and <i>Index</i> read in this register with cache configuration information in the <i>Config1</i> register in order to obtain an index which can be used in an indexed CACHE instruction to access the faulty cache data or tag. Note that <i>Index</i> is aligned as a byte index, so it does not need to be shifted by software before it is used in an indexed CACHE instruction. <i>Index</i> bits [4:3] are undefined upon tag RAM errors and <i>Index</i> bits above the MSB actually used for cache indexing will also be undefined. Bits [19:16] are only used used for errors in the Scratchpad RAM.	R	Undefined

#### Table 7.60 CacheErr Register Field Descriptions (Primary Caches) (Continued)

#### Figure 7.51 CacheErr Register (Secondary Cache)

 31
 30
 29
 28
 27
 26
 25
 24
 23
 22
 21
 19
 18

 EC
 ED
 ET
 EM
 EF
 EW
 Way
 Index

## Table 7.61 CacheErr Register Field Descriptions (Secondary Cache)

Fie	lds			Read /	
Name	Bits		Description	Write	Reset State
Reserved	31	Reserved		R	Undefined
EC	30	Indicates the c	ache level at which the error was detected:	R	Undefined
		Encoding	Meaning		
		0	Primary		
		1	Non-primary		

MIPS32® 34K™ Processor Core Family Software User's Manual, Revision 01.02

0

Fields			Read /	
Name	Bits	Description	Write	Reset State
ED	29	Error Data. Indicates a data RAM error.	R	Undefined
		Encoding Meaning		
		0 No data RAM error detected		
		1 Data RAM error detected		
ET	28	Error Tag. Indicates a tag RAM error.	R	Undefined
		Encoding Meaning		
		0 No tag RAM error detected		
		1 Tag RAM error detected		
Reserved	27	Reserved	R	Undefined
Reserved	26	Reserved	R	Undefined
EM	25	Error Multi. Indicates that a cache error occurred in multiple L2 arrays.	R	Undefined
		Encoding Meaning		
		0 No multi error		
		1 Multi error		
		In the case of multiple errors, the Tag ram error has the highest prior- ity, followed by the Data ram error, followed by the Way Select ram. Only the highest priority error information is recorded in the CacheErr register.		
EF	24	Error Fatal. Indicates that a fatal cache error has occurred. There are a few situations where software will not be able to get all information about a cache error from the $CacheErr$ register. These situations are fatal because software cannot determine which mem- ory locations have been affected by the error. To enable software to detect these cases, the <i>EF</i> bit (bit 24) has been added to the <i>CacheErr</i> register. This bit is set when a second L2 error occurs before taking the exception for the first L2 error.	R	Undefined
Reserved	23	Reserved	R	Undefined
EW	22	Error Way. Indicates a way selection RAM error.	R	Undefined
		Encoding Meaning		
		0 No way selection RAM error detected		
		1 Way selection RAM error detected		
Way	21:19	Way. Specifies the cache way in which the error was detected. It is not valid if a Tag RAM error is detected (ET=1) or Scratchpad RAM error is detected (SP=1).	R	Undefined

Table 7.61 CacheErr Register Field Descriptions (Secondary Cache) (Continued)

Fie	lds		Read /	
Name	Bits	Description	Write	Reset State
Index	18:0	Index. Specifies the cache index of the double word in which the error was detected. The way of the faulty cache is written by hardware in the <i>Way</i> field. Software must combine the <i>Way</i> and <i>Index</i> read in this register with cache configuration information in the <i>Config2</i> register in order to obtain an index which can be used in an indexed CACHE instruction to access the faulty cache data or tag. Note that <i>Index</i> is aligned as a byte index, so it does not need to be shifted by software before it is used in an indexed CACHE instruction. <i>Index</i> bits [4:3] are undefined upon tag RAM errors and <i>Index</i> bits above the MSB actually used for cache indexing will also be undefined.	R	Undefined

#### Table 7.61 CacheErr Register Field Descriptions (Secondary Cache) (Continued)

## 7.2.55 TagLo Register (CP0 Register 28, Select 0,2,4)

The *TagLo* register acts as the interface to the cache tag array. The Index Store Tag and Index Load Tag operations of the CACHE instruction use the *TagLo* register as the source of tag information. Note that the 34K core does not implement the *TagHi* register.

When the *WST* bit of the *ErrCtl* register is asserted, this register becomes the interface to the way-selection RAM. In this mode, the fields are redefined to give appropriate access the contents of the WS array instead of the Tag array. Refer to Figure 9.2 for the layout of the way-selection RAM.

Note that there are separate registers for each of the caches (L1 I-cache: select 0, L1 D-cache: select 2, L2 cache: select 4).

	31										11	10	9	8	7	6	5	4		1	0
					PTag	Lo						U		R	v	D	L		R		Р
		Fig	ire	7.5	3 Tag	gLo	Reg	jister Fo	ormat	t (ErrCtl <sub>l</sub>	vst	=1,	Er	rCt	I <sub>SP</sub>	<sub>R</sub> =0	)				
	31		24	23		20	19		15			10	9	8	7		5	4		1	0
		Unused			WSDP	)		WSD		WSLRU	J			R	ι	Jnus	ed		R		U
		Fig	ire	7.5	4 Tag	gLo	Reg	jister Fo	ormat	t (ErrCtl <sub>v</sub>	vst	=0,	Er	rCt	I <sub>SP</sub>	<sub>R</sub> =1	)				
tag	31					20	19			12	11			8	7	6					0
0				]	BasePA	ł							)		E				0		
1		0							Size								0				

#### Figure 7.52 TagLo Register Format (ErrCtl<sub>WST</sub>=0, ErrCtl<sub>SPR</sub>=0)

#### Table 7.62 TagLo Register Field Descriptions

Fie	lds			
Name	Bit(s)	Description	Write	Reset State
Unused/U	various	Not used in certain modes of operation.	R/W	Undefined

Fields			Read /	
Name Bit(s)		Description	Write	Reset State
PTagLo	31:11	This field contains the physical address of the cache line. Bit 31 cor- responds to bit 31 of the PA and bit 11 corresponds to bit 11 of the PA. Bit 11 is only used when 8KB caches are implemented. For other cache sizes, this bit will not exist in the tag and will be written as a 0 on IndexLoadTag operations.	R/W	Undefined
R	9:8, 4:1	Must be written as zero; returns zero on read.	0	0
V	7	This field indicates whether the cache line is valid.	R/W	Undefined
D	6	This field indicates whether the cache line is dirty. It will only be set if bit 7 (valid) is also set. For L1 I-cache, this field must be written as zero and returns zero on read.	R/W	Undefined
L	5	Specifies the lock bit for the cache tag. When this bit is set, and the valid bit is set, the corresponding cache line will not be replaced by the cache replacement algorithm.	R/W	Undefined
Р	0	Parity. Specifies the parity bit for the cache tag. This bit is updated with tag array parity on CACHE Index Load Tag operations and used as tag array parity on Index Store Tag operations when the <i>PO</i> bit of the <i>ErrCtl</i> register is set. NOTE: For the Data cache, this parity does not cover the dirty bit; the dirty bit has a separate parity bit placed in the way selection RAM.	R/W	Undefined
WSDP	23:20	Dirty Parity (Optional, D-side only). This field contains the value read from the WS array during a CACHE Index Load WS operation. If the <i>PO</i> field of the <i>ErrCtl</i> register is asserted, then this field is used to store the dirty parity bits during a CACHE Index Store WS operation.	R/W	Undefined
WSD	19:16	Dirty bits (D-side only). This field contains the value read from the WS array after a CACHE Index Load WS operation. It is used to store into the WS array during CACHE Index Store WS operations.	R/W	Undefined
WSLRU	15:10	LRU bits. This field contains the value read from the WS array after a CACHE Index Load WS operation. It is used to store into the WS array during CACHE Index Store WS operations.	R/W	Undefined
BasePA	31:12	When reading pseudo-tag 0 of a scratchpad RAM, this field will contain bits [31:12] of the base address of the scratchpad region	R/W	Undefined
E	7	When reading pseudo-tag 0 of a scratchpad RAM, this bit will indi- cate whether the scratchpad is enabled	R/W	Undefined
Size	19:12	When reading pseudo-tag 1 of a scratchpad RAM, this field indi- cates the size of the scratchpad array. This field is the number of 4KB sections it contains. (Combined with the 0's in 11:0, the regis- ter will contain the number of bytes in the scratchpad region)	R/W	Undefined

In addition to the three uses of the *TagLo* register specified above, there is a fourth application where *TagLo* is used to access the pseudo-tags (control registers) of the ITC block. This is done by executing the Index Store Tag or Index Load Tag operation of the CACHE instruction with the *ErrCtl*<sub>TTC</sub> set to 1 (and *ErrCtl*<sub>SPR</sub>/*ErrCtl*<sub>WST</sub> set to 0).

## 7.2.56 DataLo Register (CP0 Register 28, Select 1,3,5)

The *DataLo* register is a register that acts as the interface to the cache data array and is intended for diagnostic operations only. The Index Load Tag operation of the CACHE instruction reads the corresponding data values into the *DataLo* register. If the WST bit in the *ErrCtl* register is set, then the contents of *DataLo* can be written to the cache data array by doing an Index Store Data CACHE instruction. If the SPR bit in the *ErrCtl* register is set, then the contents of *DataLo* can be written to the scratchpad RAM data array by doing an Index Store Data CACHE instruction.

Note that there are separate *DataLo* registers for each of the caches (L1 I-cache: select 1, L1 D-cache: select 3, L2: select 5).

#### Figure 7.55 DataLo Register Format

31	0
	DATA

Table 7.63 DataLo Register Field Description

Fields			Read /	
Name	Bit(s)	Description	Write	Reset State
DATA	31:0	Low-order data read from the cache data array.	R/W	Undefined

## 7.2.57 DataHi Register (CP0 Register 29, Select 1,5)

The *DataHi* register is a register that acts as the interface to the cache data array and is intended for diagnostic operations only. The Index Load Tag operation of the CACHE instruction reads the corresponding data values into the *DataHi* register. If the *WST* bit in the *ErrCtI* register is set, then the contents of *DataHi* can be written to the cache data array by doing an Index Store Data CACHE instruction. If the *SPR* bit in the *ErrCtI* register is set, then the contents of *DataHi* can be written to the scratchpad RAM data array by doing an Index Store Data CACHE instruction.

The *DataHi* register only exists for the primary Instruction Cache (select 1) and the secondary cache (select 5). The interface to the I-cache only operates on pairs of instructions - the high instruction will be written into the *DataHi* register.

Note that *DataHi* and *DataLo* reflect the memory ordering of the instructions. Depending on the endianness of the system, Instruction0 belongs in either *DataHi* (BigEndian) or *DataLo* (LittleEndian) and vice versa for Instruction1.

#### Figure 7.56 DataHi Register Format

31	0
DATA	

#### Table 7.64 DataHi Register Field Description

Fields			Read /	
Name	Bit(s)	Description	Write	Reset State
DATA	31:0	High-order data read from the cache data array.	R/W	Undefined

## 7.2.58 ErrorEPC (CP0 Register 30, Select 0)

The *ErrorEPC* register is a read/write register, similar to the *EPC* register, except that *ErrorEPC* is used on error exceptions. All bits of the *ErrorEPC* register are significant and must be writable. It is also used to store the program counter on Reset, Soft Reset, and nonmaskable interrupt (NMI) exceptions.

The *ErrorEPC* register contains the virtual address at which instruction processing can resume after servicing an error. This address can be:

- The virtual address of the instruction that caused the exception
- The virtual address of the immediately preceding branch or jump instruction when the error causing instruction is in a branch delay slot

On a reset exception, VPE0's ErrorEPC contains the virtual address at which TC0 would have resumed processing after servicing the error. This in conjunction with TCRestart registers of other TC's can provide valuable debug information about the state of the various TC's when the error occurred.

Unlike the EPC register, there is no corresponding branch delay slot indication for the ErrorEPC register.

In processors that implement the MIPS16 ASE, a read of the *ErrorEPC* register (via MFC0) returns the following value in the destination GPR:

```
GPR[rt] \leftarrow ErrorExceptionPC_{31..1} || ISAMode_0
```

That is, the upper 31 bits of the error exception PC are combined with the lower bit of the ISAMode field and written to the GPR.

Similarly, a write to the *ErrorEPC* register (via MTC0) takes the value from the GPR and distributes that value to the error exception PC and the ISAMode field, as follows

```
 ErrprExceptionPC \leftarrow GPR[rt]_{31..1} \mid \mid 0  ISAMode \leftarrow 2\#0 \mid \mid GPR[rt]_0
```

That is, the upper 31 bits of the GPR are written to the upper 31 bits of the error exception PC, and the lower bit of the error exception PC is cleared. The upper bit of the ISAMode field is cleared and the lower bit is loaded from the lower bit of the GPR.

#### Figure 7.57 ErrorEPC Register Format

31		5
	ErrorEPC	

#### Table 7.65 ErrorEPC Register Field Description

Fields			Read /		
Name	Bit(s)	Description	Write	Reset State	
ErrorEPC	31:0	Error Exception Program Counter.	R/W	Undefined	

## 7.2.59 DeSave Register (CP0 Register 31, Select 0)

The Debug Exception Save (*DeSave*) register is a read/write register that functions as a simple memory location. This register is used by the debug exception handler to save one of the GPRs that is then used to save the rest of the context to a pre-determined memory area (such as in the EJTAG Probe). This register allows the safe debugging of exception handlers and other types of code where the existence of a valid stack for context saving cannot be assumed.

#### Figure 7.58 DeSave Register Format

31		0
	DESAVE	

#### Table 7.66 DeSave Register Field Description

Fie	lds		Read /		
Name	Bit(s)	Description	Write	Reset State	
DESAVE	31:0	Debug exception save contents.	R/W	Undefined	

CP0 Registers of the 34K<sup>™</sup> Core

#### Chapter 8

# Hardware and Software Initialization of the 34K<sup>™</sup> Core

A 34K processor core contains only a minimal amount of hardware initialization and relies on software to fully initialize the device.

This chapter contains the following sections:

- Section 8.1 "Hardware-Initialized Processor State"
- Section 8.2 "Software Initialized Processor State"

## 8.1 Hardware-Initialized Processor State

A 34K processor core, like most other MIPS processors, is not fully initialized by hardware reset. Only a minimal subset of the processor state is cleared. This is enough to bring the core up while running in unmapped and uncached code space. All other processor state can then be initialized by software. Unlike previous MIPS processors, there is no distinction between cold and warm resets (or hard and soft resets). *Sl\_Reset* is used for both power-up reset and soft reset.

#### 8.1.1 Coprocessor 0 State

Much of the hardware initialization occurs in Coprocessor 0.

- MVPControl<sub>CPA</sub> cleared to 0 on Reset
- MVPControl<sub>STLB</sub> cleared to 0 on Reset
- MVPControl<sub>VPC</sub> cleared to 0 on Reset
- *MVPControl<sub>EVP</sub>* cleared to 0 on Reset
- Random cleared to maximum value on Reset (TLB MMU only)
- VPEControl<sub>YSI</sub> cleared to 0 on Reset
- VPEControl<sub>GSI</sub> cleared to 0 on Reset
- VPEControl<sub>TE</sub> cleared to 0 on Reset
- VPEConfO<sub>XTC</sub> cleared to 0 on Reset
- VPEConfO<sub>MVP</sub> set to 1 for VPE0, cleared to 0 for other VPEs on Reset

- VPEConfO<sub>VPA</sub> set to 1 for VPE0, cleared to 0 for other VPEs on Reset
- YQMask<sub>Mask</sub> cleared to 0 on Reset
- TCStatus<sub>TMX</sub> cleared to 0 on Reset
- TCStatus<sub>DT</sub> cleared to 0 on Reset
- TCStatus<sub>DA</sub> cleared to 0 on Reset
- TCStatus<sub>A</sub> set to 1 for TC0, cleared to 0 for all other TCs on Reset
- TCStatus<sub>IXMT</sub> cleared to 0 on Reset
- TCBind<sub>TBE</sub> cleared to 0 on Reset
- *Wired* cleared to 0 on Reset (TLB MMU only)
- Status<sub>BEV</sub> set to 1 on Reset
- Status<sub>TS</sub> cleared to 0 on Reset
- Status<sub>NMI</sub> cleared to 0 on Reset
- Status<sub>ERL</sub> set to 1 on Reset
- Status<sub>RP</sub> cleared to 0 on Reset
- WatchLo<sub>LR.W</sub> cleared to 0 on Reset
- Config fields related to static inputs set to input value by Reset
- Config<sub>K0</sub> set to 010 (uncached) on Reset
- Config<sub>KU</sub> set to 010 (uncached) on Reset (FM MMU only)
- $Config_{K23}$  set to 010 (uncached) on Reset (FM MMU only)
- Debug<sub>DM</sub> cleared to 0 on Reset (unless EJTAGBOOT option is used to boot into DebugMode, see Chapter 11, "EJTAG Debug Support in the 34K<sup>TM</sup> Core" for details)
- Debug<sub>LSNM</sub> cleared to 0 on Reset
- Debug<sub>IBusEP</sub> cleared to 0 on Reset
- Debug<sub>DBusEP</sub> cleared to 0 on Reset
- Debug<sub>IEXI</sub> cleared to 0 on Reset

• Debug<sub>SSt</sub> - cleared to 0 on Reset

#### 8.1.2 TLB Initialization

Each TLB entry has a "hidden" state bit which is set by Reset and is cleared when the TLB entry is written. This bit disables matches and prevents "TLB Shutdown" conditions from being generated by the power-up values in the TLB array (when two or more TLB entries match on a single address). This bit is not visible to software.

### 8.1.3 Bus State Machines

All pending bus transactions are aborted and the state machines in the bus interface unit are reset when a Reset exception is taken.

## 8.1.4 Static Configuration Inputs

All static configuration inputs (defining the bus mode and cache size for example) should only be changed during Reset.

#### 8.1.5 Fetch Address

Upon Reset, unless the EJTAGBOOT option is used, the fetch is directed to VA 0xBFC00000 (PA 0x1FC00000). This address is in KSeg1, which is unmapped and uncached, so that the TLB and caches do not require hardware initialization.

## 8.2 Software Initialized Processor State

Software is required to initialize the following parts of the device.

#### 8.2.1 Register File

The register file powers up in an unknown state with the exception of r0 which is always 0. Initializing the rest of the register file is not required for proper operation. Good code will generally not read a register before writing to it, but the boot code can initialize the register file for added safety.

#### 8.2.2 TLB

Because of the hidden bit indicating initialization, the core does not initialize the TLB upon Reset. This is an implementation specific feature of the 34K core and cannot be relied upon if writing generic code for MIPS32/64 processors.

#### 8.2.3 Caches

The cache tag and data arrays power up to an unknown state and are not affected by reset. Every tag in the cache arrays should be initialized to an invalid state using the CACHE instruction (typically the Index Invalidate function). This can be a long process, especially since the instruction cache initialization needs to be run in an uncached address region.

## 8.2.4 Coprocessor 0 State

Miscellaneous COP0 states need to be initialized prior to leaving the boot code. There are various exceptions which are blocked by ERL=1 or EXL=1 and which are not cleared by Reset. These can be cleared to avoid taking spurious exceptions when leaving the boot code.

- Cause: WP (Watch Pending), SW0/1 (Software Interrupts) should be cleared.
- Config: K0 should be set to the desired Cache Coherency Algorithm (CCA) prior to accessing Kseg0.
- *Config*: (FM MMU only) KU and K23 should be set to the desired CCA for USeg/KUSeg and KSeg2/3 respectively prior to accessing those regions.
- Count: Should be set to a known value if Timer Interrupts are used.
- *Compare*: Should be set to a known value if Timer Interrupts are used. The write to compare will also clear any pending Timer Interrupts (Thus, *Count* should be set before *Compare* to avoid any unexpected interrupts).
- Status: Desired state of the device should be set.
- Other COP0 state: Other registers should be written before they are read. Some registers are not explicitly writeable, and are only updated as a by-product of instruction execution or a taken exception. Uninitialized bits should be masked off after reading these registers.

#### 8.2.5 Multi-Threading Initialization

In order to start multi-threading on a 34K processor core, a few extra initialization steps are needed - mostly on CP0 registers. Please refer to Chapter 4, "Initializing the  $34K^{TM}$  core - Multi-Threaded bootstrap issues" in *Programming the MIPS32*  $34K^{TM}$  *Core Family*.

## Caches of the 34K<sup>™</sup> Core

This chapter describes the caches present in a 34K processor core. It contains the following sections:

- Section 9.1 "Cache Configurations"
- Section 9.2 "Instruction Cache"
- Section 9.3 "Data Cache"
- Section 9.4 "Uncached Accelerated Stores"
- Section 9.5 "Cache Protocols"
- Section 9.6 "CACHE Instruction"
- Section 9.7 "Software Cache Testing"
- Section 9.8 "Memory Coherence Issues"

## 9.1 Cache Configurations

A 34K processor core has separate instruction and data caches which allows instruction and data references to proceed simultaneously. Each of the caches is 4-way set associative and they can be independently configured at build time to be 8, 16, 32, or 64KB. Both caches use a 32B line size and support locking on a per line basis. Parity protection of the cache arrays is an optional feature.

## 9.2 Instruction Cache

Table 9.1 shows the key characteristics of the instruction cache. Figure 9.1 shows the format of an entry in the three arrays comprising the instruction cache: tag, data, and way-select. Note that for 8KB caches, there is one extra tag bit needed.


Attribute	With Parity	Without Parity			
Size	0, 8, 16, 32, 64KB				
Line Size	32B				
Number of Cache Sets	64,128,256,512				
Associativity	4 way				
Replacement	LRU				
Cache Locking	per line				

#### **Table 9.1 Instruction Cache Attributes**

Attribute	With Parity	Without Parity		
·	Data Array			
Read Unit	79b x 4	70b x 4		
Write Unit	79b	70b		
L	Tag Array			
Read Unit (8KB)	24b x 4	23b x 4		
Read Unit (non-8KB)	23b x 4	22b x 4		
Write Unit (8KB)	24b	23b		
Write Unit (non-8KB)	23b	22b		
	Way-Select Array	•		
Read Unit	6b			
Write Unit	1-6b			

#### **Table 9.1 Instruction Cache Attributes**

#### Figure 9.1 Instruction Cache Organization



1. Parity Bits in data array will be interleaved with precode and data bytes

## 9.2.1 Virtual Aliasing

The instruction cache on the 34K processor core is virtually indexed and physically tagged. The lower bits of the virtual address are used to access the cache arrays and the physical address is used in the tags. Because the way size can be larger than the minimum TLB page size, there is a potential for virtual aliasing. This means that one physical address can exist in multiple indices within the cache if it is accessed with different virtual addresses.

This reduces the cache efficiency somewhat, but is generally not a problem unless the instruction stream is being written to. When instructions are written, software must ensure that the store data is written out to memory and the old data is invalidated in the instruction cache (via the CACHE or SYNCI instruction). Because one physical address can exist in multiple locations, the cache should be invalidated using all of the virtual addresses used to access that physical address. Alternatively, all of the relevant cache indices or the entire cache can be invalidated.

To avoid virtual aliasing in the Data Cache, the core can be configured to use physical addresses to access the cache.

### 9.2.2 Precode bits

In order for the fetch unit to quickly detect branches and jumps when executing code, the instruction cache array contains some additional precode bits. These bits indicate the type and location of branch or jump instructions within a 64b fetch bundle. These precode bits are not used when executing MIPS16e code.

#### 9.2.3 Parity

Parity protection of the instruction cache arrays can optionally be included. The data array has a 9 parity bits - one for the 6 precode bits and one for each byte of the 64b data. The tag array has a single parity bit for each tag. The LRU array does not have any parity.

## 9.3 Data Cache

The data cache is similar to the instruction cache, with a few key differences. The data cache does not contain any precode information. To handle store bytes, the data array is byte accessible and the optional data parity is 1 bit per byte. Additionally, the way-select array for the data cache also holds the dirty bits (and optional dirty parity bits) for each cache line, in addition to the LRU information.

Table 9.2 shows the key characteristics of the data cache. Figure 9.2 shows the format of an entry in the three arrays comprising the data cache: tag, data, and way-select.

Attribute	With Parity	Without Parity
Size	0, 8, 16, 3	32, 64KB
Line Size	32	B
Number of Cache Sets	64,128,2	256,512
Associativity	4 w	vay
Replacement	LF	RU
Cache Locking	per	line
<b>I</b>	Data Array	
Read Unit	72b x 4	64b x 4
Write Unit	9b	8b
I	Tag Array	
Read Unit (8KB)	24b x 4	23b x 4
Read Unit (non-8KB)	23b x 4	22b x 4
Write Unit (8KB)	24b	23b
Write Unit (non-8KB)	23b	22b
	Way-Select Array	
Read Unit	14b	10b
Write Unit	1-1	4b

#### Table 9.2 Data Cache Attributes

	1	1	1		:	20/21				
Tag (per way):	Parity	Valid	Lock		PA[3	31:12/11]				
Data (per way):	1 Parity	8 Data	.31		9x3			1 Parity	8 Data	ıO
Way-Select:		6	1	1	1	1	1	1	1	1
	L	RU	Parity	Dirty3	Parity	Dirty2	Parity	Dirty1	Parity	Dirty0

#### Figure 9.2 Data Cache Organization

## 9.3.1 Parity

Parity protection of the data cache arrays can optionally be included. The data array requires a parity bit for each byte, to correspond to the minimum write quantum for a store. The tag array has a single parity bit for each tag. The way-select array has separate parity bits to cover each dirty bit, but the LRU bits are not covered by parity.

## 9.4 Uncached Accelerated Stores

Uncached Accelerated gathering is supported for word and double word stores only.

Gathering of uncached accelerated stores will start on cache-line aligned addresses, i.e. 32 byte aligned addresses. Uncached accelerated word or double word stores that do not to meet the conditions required to start gathering will be treated like regular uncached stores.

Once an uncached accelerated store meets the requirements needed to start gathering a gather buffer is reserved for this store. All subsequent uncached accelerated word or double word stores to the same cache line will write sequentially into this buffer, independent of the word address associated with these stores. The uncached accelerated buffer is tagged with the address of the first store.

An uncached accelerated buffer is written to memory (flushed) if:

- 1. The last word in the entry being gathered is written. (Implicit flush)
- 2. A PREF Nudge which match the address associated with the gather buffer (Explicit flush).
- 3. A SYNC instruction is executed. (Explicit flush)
- 4. Bits <31:5> of the address of a Load instruction match the address associated with the gather buffer. (Implicit flush)
- 5. Uncached Accelerated store to a different 32B line (Implicit flush)
- 6. An exception occurs. (Implicit flush)

When an uncached accelerated buffer is flushed, the address sent out on the system interface is the address associated with the gather buffer.

Caveats:

- Any uncached stores and any uncached loads to unrelated addresses that occur between uncached accelerated stores that are part of a gather sequence will go out of order. They will not enforce ordering.
- The only constraint imposed on the gathering is that doubleword stores are only allowed to write to double word aligned locations in the buffer. For example if uncached accelerated gathering starts with a Store Word (SW), it may not be followed by a Store Double (SDC1).
- Uncached accelerated stores of the following types are not intended to be used by software and may generate unpredictable results:
  - 1. Half word Stores
  - 2. Unaligned Stores
  - 3. Store conditionals
- In order for software to be able to run functionally correct on implementations without uncached accelerated stores, software should always generate accesses starting on a cache-line aligned address, proceed to generate correctly incremented sequential addresses and observe the restrictions for uncached accelerated stores.

## 9.5 Cache Protocols

This section describes cache organization, attributes, and cache-line replacement for the instruction and data caches. This section also discusses issues relating to virtual aliasing.

## 9.5.1 Cache Organization

The instruction and data caches each consist of three arrays: tag, data and way-select. The caches are virtually indexed, since a virtual address is used to select the appropriate line within each of the three arrays. The caches are physically tagged, as the tag array contains a physical, not virtual, address.

The tag and data arrays hold 4 ways of information per set, corresponding to the 4-way set associativity of the cache. The way-select array holds information to choose the way to be filled, as well as dirty bits in the case of the data cache.

Figure 9.1 (instruction cache) and Figure 9.2 (data cache) show the format of each line in the tag, data and way-select arrays.

A tag entry consists of the upper 20 or 21 bits of the physical address (bits [31:12/11]) (bit 11 is only used for 8KB caches), one valid bit for the line, and a lock bit. A data entry contains the four 64-bit doublewords in the line, for a total of 32 bytes. All four words in the line are present or not in the data array together, hence the single valid bit stored with the tag. Once a valid line is resident in the cache, byte, halfword, triple-byte or full word stores can update all or a portion of the words in that line. The tag and data entries are repeated for each of the 4 lines in the set.

A way-select entry holds bits choosing the way to be replaced according to a Least Recently Used (LRU) algorithm. The LRU information applies to all the ways and there is one way-select entry for all the ways in the set. The array with way-select entries for the data cache also holds dirty bits for the lines. One dirty bit is required per line, as shown in Figure 9.2. The instruction cache only supports reads, hence only LRU entries are stored in the instruction way-select array.

## 9.5.2 Cacheability Attributes

A 34K core supports the following cacheability attributes:

- *Uncached*: Addresses in a memory area indicated as uncached are not read from the cache. Stores to such addresses are written directly to main memory, without changing cache contents.
- Write-back with write allocation: Loads and instruction fetches first search the cache, reading main memory only if the desired data does not reside in the cache. On data store operations, the cache is first searched to see if the target address is cache resident. If it is resident, the cache contents are updated, but main memory is not written. If the cache lookup misses on a store, main memory is read to bring the line into the cache and merge it with the new store data. Hence, the allocation policy on a cache miss is read- or write-allocate. Data stores will update the appropriate dirty bit in the way-select array to indicate that the line contains modified data. When a line with dirty data is displaced from the cache, it is written back to memory.
- *Write-through with no write allocation*: Loads and instruction fetches first search the cache, reading main memory only if the desired data does not reside in the cache. On data store operations, the cache is first searched to see if the target address is cache resident. If it is resident, the cache contents are updated, and main memory is also written. If the cache lookup misses on a store, only main memory is written. Hence, the allocation policy on a cache miss is read-allocate only.
- Uncached Accelerated: Uncached stores are gathered together for more efficient bus utilization. See Section 9.4 "Uncached Accelerated Stores" for more details

Some segments of memory employ a fixed caching policy; for example kseg1 is always uncacheable. Other segments of memory allow the caching policy to be selected by software. Generally, the cache policy for these programmable regions is defined by a cacheability attribute field associated with that region of memory. See Chapter 5, "Memory Management of the 34K<sup>TM</sup> Core" for further details.

## 9.5.3 Replacement Policy

The replacement policy refers to how a way is chosen to hold an incoming cache line on a miss which will result in a cache fill. The replacement policy is least recently used (LRU), but excluding any locked ways. The LRU bit(s) in the way-select array encode the order in which ways on that line have been accessed.

On a cache miss, the lock and LRU bits for the tag and way-select entries of the selected line may be used to determine the way which will be chosen.

The LRU field in the way select array is updated as follows:

- On a cache hit, the associated way is updated to be the most recently used. The order of the other ways relative to each another is unchanged.
- On a cache refill, the filled way is updated to be the most recently used.
- On CACHE instructions, the update of the LRU bits depends on the type of operation to be performed:
  - Index (Writeback) Invalidate: Least-recently used.
  - Index Load Tag: No update.

- Index Store Tag, WST=0: Most-recently used if valid bit is set in *TagLo* CP0 register. Least-recently used if valid bit is cleared in *TagLo* CP0 register.
- **Index Store Tag, WST=1:** Update the field with the contents of the *TagLo* CP0 register (refer to Table 9.4 for the valid values of this field).
- Index Store Data: No update.
- Hit Invalidate: Least-recently used if a hit is generated, otherwise unchanged.
- Fill: Most-recently used.
- Hit (Writeback) Invalidate: Least-recently used if a hit is generated, otherwise unchanged.
- Hit Writeback: No update.
- Fetch and Lock: For instruction cache, no update. For data cache, most-recently used.

If all ways are valid, then any locked ways will be excluded from consideration for replacement. For the unlocked ways, the LRU bits are used to identify the way which has been used least recently, and that way is selected for replacement.

The 34K core does not support the locking of all 4 ways of either cache at a particular index. If all 4 ways of the cache at a given index are locked by either Fetch and Lock or Index Store Tag CACHE instructions, subsequent cache misses at that cache index will displace one of the locked lines.

If the way selected for replacement has its dirty bit asserted in the way-select array, then that 32-byte line will be written back to memory before the new fill can occur.

#### 9.5.4 Virtual Aliasing

Since the caches are virtually indexed and physically tagged, a potential issue referred to as *virtual aliasing* might exist. Virtual aliasing occurs if the virtual bits used to index a cache array are not consistent with the overlapping physical bits, after the virtual address has been translated to a physical address. The possibility of virtual aliasing only occurs in address regions which are mapped through a TLB-based memory management unit.

In TLB-mapped address regions, virtual aliasing may occur if the cache size per way is greater than the page size. For example, consider a 32KB cache organized as 4-way set associative. The size per way is then 8 KB, so virtual address bits [12:0] are used to index the array. If the address is in a translated region with a page size of 4 KB, then address bits [11:0] are untranslated but address bits [31:12] will be mapped and for these bits the virtual and physical addresses may be different. In this example, bit [12] could pose a potential problem due to virtual aliasing. Imagine two virtual addresses, VA0 and VA1, whose only difference is the value of bit [12], which map to the same physical address. These two virtual addresses would be indexed to two different lines by the cache, even though they were intended to represent the same physical address. Then if a program does a load using VA0 and a store using VA1, or vice-versa, the cache may not return the expected data.

Table 9.3 shows the overlapped virtual/physical address bits which could potentially be involved in virtual aliasing, given the possible minimum page sizes and cache way sizes supported by a 34K core. Virtual aliasing is generally only a problem for the D-cache, since stores don't happen to the I-cache. A special hardware mechanism is available to prevent the possibility of virtual aliasing in 32KB and 64KB data caches. In cores not configured with this mechanism, virtual aliasing must be handled by software. The software solution must ensure that the mapping of virtual

address bits which overlap with physical address bits be handled consistently. The simplest approach is to ensure that the overlapping bits are unity-mapped (VA equals PA).

Minimum Page Size (KB)	Cache Way Size (KB)	Overlapped address bits with possible aliasing
4	8	[12]
	16	[13:12]
8	16	[13]

Table 9.3	Potential	Virtual	Aliasing Bits
	i otomuai	Viituai	Anability Dita

A related issue can occur in virtually indexed, physically tagged caches if the number of physical bits stored in the tag array does not fully overlap the physically translated bits for the smallest page size. For a 34K core, there are always at least 20 address bits stored in the cache tag, representing bits [31:12] of the physical address. Since the minimum page size is 4KB with bits [31:12] physically translated by the TLB, the cache tag size does overlap the translated bits and this issue will not occur.

## 9.6 CACHE Instruction

Both caches support the CACHE instructions, which allow users to manipulate the contents of the Data and Tag arrays, including the locking of individual cache lines. These instructions are described in detail in Chapter 15, "34K<sup>TM</sup> Processor Core Instructions".

The CACHE Index Load Tag and Index Store Tag instructions can be used to read and write the WS- RAM by setting the *WST* bit in the *ErrCtl* register. (The *ErrCtl* register is described in Section 7.2.53 "ErrCtl Register (CP0 Register 26, Select 0)".) Similarly, the *SPR* bit in the *ErrCtl* register will cause Index Load Tag and Index Store Tag instructions to access the pseudo-tags associated with the scratchpad RAM array. Finally, the *ITC* bit in the *ErrCtl* register will cause Index Load Tag and Index Store Tag instructions to access the pseudo-tags and Index Store Tag instructions to access the pseudo-tags and Index Store Tag instructions to access the pseudo-tags and Index Store Tag instructions to access the pseudo-tags associated with the ITC block. Note that when the *WST, ITC,* and *SPR* bits are zero, the CACHE index instructions access the cache Tag array.

Not all values of the WS field are valid for defining the order in which the ways are selected. This is only an issue, however, if the WS-RAM is written after the initialization (invalidation) of the Tag array. Valid WS field encodings for way selection order is shown in Table 9.4.

Selection Order <sup>1</sup>	WS[5:0]	Selection Order	WS[5:0]
0123	000000	2013	100010
0132	000001	2031	110010
0213	000010	2103	100110
0231	010010	2130	101110
0312	010001	2301	111010
0321	010011	2310	111110
1023	000100	3012	011001
1032	000101	3021	011011
1203	100100	3102	011101
1230	101100	3120	111101

Table 9.4 Way Selection Encoding, 4 Ways

Selection Order <sup>1</sup>	WS[5:0]	Selection Order	WS[5:0]
1302	001101	3201	111011
1320	101101	3210	111111

Table 9.4 Way Selection Encoding, 4 Ways (Continued)

1. The order is indicated by listing the least-recently used way to the left and the most-recently used way to the right, etc.

## 9.7 Software Cache Testing

Typically, the cache RAM arrays will be tested using BIST. It is, however, possible for software running on the processor to test all of the arrays. Of course, testing of the I-cache arrays should be done from an uncacheable space with interrupts disabled in order to maintain the cache contents. There are multiple methods for testing these arrays in software, only one is presented here.

## 9.7.1 I-Cache/D-cache Tag Arrays

These arrays can be tested via the Index Load Tag and Index Store Tag varieties of the CACHE instruction. Index Store Tag will write the contents of the *TagLo* register into the selected tag entry. Index Load Tag will read the selected tag entry into the *TagLo*.

If parity is implemented, the parity bits can be tested as a normal bit by setting the PO bit in the ErrCtl register. This will override the parity calculation and write P bit in TagLo as the parity value.

## 9.7.2 I-Cache Data Array

This array can be tested using the Index Store Data and Index Load Tag varieties of the CACHE instruction. The Index Store Data variety is enabled by setting the WST bit in the ErrCtl register.

The precode bits in the array can be tested by setting the PCO bit in the ErrCtl register. This will write the PCI field in the ErrCtl register instead of calculating the precode bits on a write.

The parity bits in the array can be tested by setting the PO bit in the ErrCtl register. This will use the PI field in ErrCtl instead of calculating the parity on a write.

The rest of the data bits are read/written to/from the DataLo and DataHi registers.

## 9.7.3 I-Cache WS Array

The testing of this array is done with via Index Load Tag and Index Store Tag CACHE instructions. By setting the WST bit in the ErrCtl register, these operations will read and write the WS array instead of the tag array.

## 9.7.4 D-Cache Data Array

This array can be tested using the Index Store Tag CACHE, SW, and LW instructions. First, use Index Store Tag to set the initial state of the tags to valid with a known physical address (PA). Write the array using SW instructions to the PAs that are resident in the cache. The value can then be read using LW instructions and compared to the expected data.

The parity bits can be implicitly tested using this mechanism. The parity bits can be explicitly tested by setting the PO bit in ErrCtl and using Index Store Data and Index Load Tag CACHE operations. The parity bits (one bit per byte) are read/written to/from the PD field in ErrCtl. Unlike the I-cache, the DataHi register is not used and only 32b of data is read/written per operation.

## 9.7.5 D-cache WS Array

The dirty bits in this array will be tested when the data tag is tested. The LRU bits can be tested using the same mechanism as the I-cache WS array.

## 9.8 Memory Coherence Issues

A cache presents coherency issues within the memory hierarchy which must be considered in the system design. Since a cache holds a copy of memory data, it is possible for another memory master to modify a memory location, thus making other copies of that location stale if those copies are still in use. A detailed discussion of memory coherence is beyond the scope of this document, but following are a few related comments.

A34K processor contains no direct hardware support for managing coherency with respect to its caches, so it must be handled via system design or software. The data cache supports either write-back or write-through protocols.

In write-through mode, all data writes will eventually be sent to memory. Due to write buffers, however, there could be a delay in how long it takes for the write to memory to actually occur. If another memory master updates cacheable memory which could also be in the cores caches, then those locations may need to be flushed from the cache. The only way to accomplish this invalidation is by use of the CACHE instruction.

In write-back mode, data writes only go to the cache and not to memory. So the processor cache may contain the *only* copy of data in the system until that data is written to main memory. Dirty lines are only written to memory when displaced from the cache as a new line is filled or if explicitly forced by certain flavors of the CACHE or PREF instructions.

The SYNC instruction may also be useful to software enforcing memory coherence, as it flushes the core's write buffers.

Chapter 10

## Power Management in the 34K<sup>™</sup> Core

A 34K processor core offers a number of power management features, including low-power design, active power management and power-down modes of operation. The core is a static design that supports a WAIT instruction designed to signal the rest of the device that execution and clocking should be halted, reducing system power consumption during idle periods.

The core provides threemechanisms for system level low-power support discussed in the following sections.

- Section 10.1 "Register-Controlled Power Management"
- Section 10.2 "Instruction-Controlled Power Management"
- Section 10.3 "Thread-Controlled Power Management"

## **10.1 Register-Controlled Power Management**

The RP bit in the CP0 *Status* register enables a standard software mechanism for placing the system into a low power state. The state of the RP bit is available externally via the  $SI_RP$  output signal. Three additional pins,  $SI_EXL$ ,  $SI_ERL$ , and  $EJ_DebugM$  support the power management function by allowing the user to change the power state if an exception or error occurs while the core is in a low power state.

Setting the RP bit of the CP0 Status register causes the core to assert the SI\_RP signal. The external agent can then decide whether to reduce the clock frequency and place the core into power down mode.

If an interrupt is taken while the device is in power down mode, that interrupt may need to be serviced depending on the needs of the application. The interrupt causes an exception which in turn causes the EXL bit to be set. The setting of the EXL bit causes the assertion of the  $SI\_EXL$  signal on the external bus, indicating to the external agent that an interrupt has occurred. At this time the external agent can choose to either speed up the clocks and service the interrupt or let it be serviced at the lower clock speed.

The setting of the ERL bit causes the assertion of the *SI\_ERL* signal on the external bus, indicating to the external agent that an error has occurred. At this time the external agent can choose to either speed up the clocks and service the error or let it be serviced at the lower clock speed.

Similarly, the *EJ\_DebugM* signal indicates that the processor is in debug mode. Debug mode is entered when the processor takes a debug exception. If fast handling of this is desired, the external agent can speed up the clocks.

The core provides four power down signals that are part of the system interface. Three of the pins change state as the corresponding bits in the CP0 *Status* register are set or cleared. The fourth pin indicates that the processor is in debug mode:

- The SI\_RP signal represents the state of the RP bit (27) in the CP0 Status register.
- The SI\_EXL signal represents the state of the EXL bit (1) in the CP0 Status register.

- The SI\_ERL signal represents the state of the ERL bit (2) in the CP0 Status register.
- The *EJ\_DebugM* signal indicates that the processor has entered debug mode.

## **10.2 Instruction-Controlled Power Management**

A second mechanism for invoking power down mode within a single threaded execution path is through execution of the WAIT instruction. The WAIT instruction brings the processor into a low power state where the internal clocks are suspended and the pipeline is frozen. However, the internal timer and some of the input pins ( $SI_Int[5:0]$ ,  $SI_NMI$ ,  $SI_Reset$ , and  $EJ_DINT$ ) continue to run. The clocks are not shut down until all bus and coprocessor transactions have completed. Once the CPU is in instruction controlled power management mode, any enabled interrupt, NMI, debug interrupt, or reset condition causes the CPU to exit this mode and resume normal operation. While the core is in this low-power mode, the  $SI_SLEEP$  signal is asserted to indicate to external agents what the state of the chip is.

Within multi-threading, WAIT execution regulates the low power behavior per hardware thread, deactivating execution logic for this waiting thread. The simultaneous execution of WAIT for all hardware threads leads to a complete low power state as described above for the single-threaded mode.

## **10.3 Thread-Controlled Power Management**

Third, the execution of a yield instruction and its successive thread suspend will lead to low power consumption of the yielding thread. Simultaneous yielding within all hardware threads causes low power conditions equivalent to WAIT execution - as described in Section 10.2 "Instruction-Controlled Power Management"

### Chapter 11

# EJTAG Debug Support in the 34K<sup>™</sup> Core

The EJTAG debug logic in the 34K processor core is compliant with EJTAG Specification 3.20 and includes:

- 1. Standard core debug features
- 2. Optional hardware breakpoints
- 3. Standard Test Access Port (TAP) for a dedicated connection to a debug host
- 4. Optional MIPS Trace capability for program counter/data address/data value trace to On-chip memory or to Trace probe

This chapter contains the following sections:

- Section 11.1 "Debug Control Register"
- Section 11.2 "Hardware Breakpoints"
- Section 11.3 "Test Access Port (TAP)"
- Section 11.4 "EJTAG TAP Registers"
- Section 11.5 "TAP Processor Accesses"
- Section 11.6 "PC Sampling"
- Section 11.7 "MIPS® Trace"
- Section 11.8 "PDtrace™ Registers (Software Control)"
- Section 11.9 "Trace Control Block (TCB) Registers (Hardware Control)"
- Section 11.10 "Enabling MIPS Trace"
- Section 11.11 "TCB Trigger Logic"
- Section 11.12 "MIPS Trace Cycle-by-Cycle Behavior"
- Section 11.13 "TCB On-Chip Trace Memory"

## **11.1 Debug Control Register**

The Debug Control Register (*DCR*) register controls and provides information about debug issues, and is always provided with the CPU core. The register is memory-mapped in drseg at offset 0x0.

The DataBrk and InstBrk bits indicate if hardware breakpoints are included in the implementation, and debug software is expected to read hardware breakpoint registers for additional information.

Hardware and software interrupts are maskable for non-debug mode with the INTE bit, which works in addition to the other mechanisms for interrupt masking and enabling. NMI is maskable in non-debug mode with the NMIE bit, and a pending NMI is indicated through the NMIP bit.

The SRE bit allows implementation dependent masking of some sources for reset. The 34K core does not distinguish between soft and hard reset, but typically only soft reset sources in the system would be maskable and hard sources such as the reset switch would not be. The soft reset masking should only be applied to a soft reset source if that source can be efficiently masked in the system, thus resulting in no reset at all. If that is not possible, then that soft reset source should not be masked, since a partial soft reset may cause the system to fail or hang. There is no automatic indication of whether the SRE is effective, so the user must consult system documentation.

The PE bit reflects the ProbEn bit from the EJTAG Control register (*ECR*), whereby the probe can indicate to the debug software running on the CPU if the probe expects to service dmseg accesses. The reset value in the table below takes effect on any CPU reset.

31 30	29	28	18 17		15 1	-	8 6	5	4	3	2	1	0
Res	ENM	Res	DB	IB	Res	PCS	PCR	0	INTE	NMIE	NMIP	SRE	PE

**Table 11.1 Debug Control Register Field Descriptions** 

Fie	elds		Read /	
Name	Bit(s)	Description	Write	Reset State
Res	31:30	Reserved	R	0
ENM	29	Endianess in Kernel and Debug mode 0: Little Endian 1: Big Endian	R	Preset
Res	28:18	Reserved	R	0
DB	17	Data Break Implemented 0: No Data Break feature implemented 1: Data Break feature is implemented	R	Preset
IB	16	Instruction Break Implemented 0: No Instruction Break feature implemented 1: Instruction Break feature is implemented	R	Preset
Res	15:10	Reserved	R	0
PCS	9	Program Counter Sampling Implemented 0: No PC Sampling implemented 1: PC Sampling implemented	R	1

## Figure 11.1 Debug Control Register

Fields			Read /	
Name	Bit(s)	Description	Write	Reset State
PCR	8:6	PC Sampling Rate: Values from 0 to 7 map to $2^5$ to $2^{12}$ respectively. That is, a PC sample is written out every 32, 64, 128, 256, 512, 1024, 2048, or 4096 cycles. The external probe or software is allowed to set this value to the desired sample rate	R/W	7
INTE	4	Interrupt Enable in Normal Mode. This bit provides the hardware and software interrupt enable for non-debug mode, in addition to other masking mechanisms: 0: Interrupts disabled. 1: Interrupts enabled (depending on other enabling mechanisms).	R/W	1
NMIE	3	Non-Maskable Interrupt Enable for non-debug mode 0: NMI disabled. 1: NMI enabled.	R/W	1
NMIP	2	NMI Pending Indication. 0: No NMI pending. 1: NMI pending.	R	0
SRE	1	Soft Reset Enable This bit allows the system to mask soft resets. The core does not internally mask resets. Rather the state of this bit appears on the $EJ\_SRstE$ external output signal, allowing the system to mask soft resets if desired.	R/W	1
PE	0	Probe Enable This bit reflects the ProbEn bit in the EJTAG Control register. 0: No accesses to dmseg allowed 1: EJTAG probe services accesses to dmseg	R	Same value as ProbEn in ECR (see Table 11.25)

## **11.2 Hardware Breakpoints**

Hardware breakpoints provide for the comparison by hardware of executed instructions and data load/store transactions. It is possible to set instruction breakpoints on addresses even in ROM area,. Data breakpoints can be set to cause a debug exception on a specific data transaction. Instruction and data hardware breakpoints are alike for many aspects, and are thus described in parallel in the following. The term hardware is not applied to breakpoint, unless required to distinguish it from software breakpoint.

There are two types of simple hardware breakpoints implemented in the 34K core; Instruction breakpoints and Data breakpoints.

A core may be configured with the following breakpoint options:

- Zero or four instruction breakpoints
- Zero or two data breakpoints

## **11.2.1 Features of Instruction Breakpoint**

Instruction breaks occur on instruction fetch operations and the break is set on the virtual address on the bus between the CPU and the instruction cache. Instruction breaks can also be made on the ASID value used by the TLB-based MMU. Finally, a mask can be applied to the virtual address to set breakpoints on a range of instructions.

Instruction breakpoints compare the virtual address of the executed instructions (PC) and the ASID with the registers for each instruction breakpoint including masking of address and ASID. When an instruction breakpoint matches, a debug exception and/or a trigger is generated. An internal bit in the instruction breakpoint registers is set to indicate that the match occurred.

## 11.2.2 Features of Data Breakpoint

Data breakpoints occur on load/store transactions. Breakpoints are set on virtual address and ASID values, similar to the Instruction breakpoint. Data breakpoints can be set on a load, a store or both. Data breakpoints can also be set based on the value of the load/store operation. Finally, masks can be applied to both the virtual address and the load/store value.

Data breakpoints compare the transaction type (TYPE), which may be load or store, the virtual address of the transaction (ADDR), the ASID, accessed bytes (BYTELANE) and data value (DATA), with the registers for each data breakpoint including masking or qualification on the transaction properties. When a data breakpoint matches, a debug exception and/or a trigger is generated, and an internal bit in the data breakpoint registers is set to indicate that the match occurred. The match is precise in that the debug exception or trigger occurs on the instruction that caused the breakpoint to match.

## **11.2.3 Instruction Breakpoint Registers Overview**

The register with implementation indication and status for instruction breakpoints in general is shown in Table 11.2.

#### Table 11.2 Overview of Status Register for Instruction Breakpoints

Register Mnemonic	Register Name and Description			
IBS	Instruction Breakpoint Status			

The four instruction breakpoints are numbered 0 to 3 for registers and breakpoints, and the number is indicated by n. The registers for each breakpoint are shown in Table 11.3.

#### Table 11.3 Overview of Registers for Each Instruction Breakpoint

Register Mnemonic	Register Name and Description
IBAn Instruction Breakpoint Address n	
IBMn	Instruction Breakpoint Address Mask n
IBASIDn	Instruction Breakpoint ASID n
IBCn	Instruction Breakpoint Control n

## 11.2.4 Data Breakpoint Registers Overview

The register with implementation indication and status for data breakpoints in general is shown in Table 11.4.

Register Mnemonic	Register Name and Description
DBS	Data Breakpoint Status

Table 11.4	<b>Overview of Statu</b>	is Register for Data	Breakpoints

The two data breakpoints are numbered 0 and 1 for registers and breakpoints, and the number is indicated by n. The registers for each breakpoint are shown in Table 11.5.

Register Mnemonic	Register Name and Description
DBAn	Data Breakpoint Address n
DBMn	Data Breakpoint Address Mask n
DBASIDn Data Breakpoint ASID n	
DBCn	Data Breakpoint Control n
DBVn Data Breakpoint Value n	

Table 11.5 Overview of Registers for Each Data Breakpoint

### **11.2.5 Conditions for Matching Breakpoints**

A number of conditions must be fulfilled in order for a breakpoint to match on an executed instruction or a data transaction, and the conditions for matching instruction and data breakpoints are described below. The breakpoints only match for instructions executed in non-debug mode, thus never on instructions executed in debug mode.

The match of an enabled breakpoint can either generate a debug exception or a trigger indication. The BE and/or TE bits in the *IBCn* or *DBCn* registers are used to enable the breakpoints.

Debug software should not configure breakpoints to compare on an ASID value unless a TLB is present in the implementation.

#### 11.2.5.1 Conditions for Matching Instruction Breakpoints

When an instruction breakpoint is enabled, that breakpoint is evaluated for the address of every executed instruction in non-debug mode, including execution of instructions at an address causing an address error on an instruction fetch. The breakpoint is not evaluated on instructions from a speculative fetch or execution, nor for addresses which are unaligned with an executed instruction.

A breakpoint match depends on the virtual address of the executed instruction (PC) which can be masked at bit level, and match also can include an optional compare of ASID, TC value. The registers for each instruction breakpoint have the values and mask used in the compare, and the equation that determines the match is shown below in C-like notation.

```
\begin{split} \text{IB}_\text{match} = & ( ! \text{IBCn}_\text{TCuse} \mid \mid ( \text{TC} == \text{IBC}_\text{TC} ) ) \&\& \\ ( ! \textit{IBCn}_\text{ASIDuse} \mid \mid ( \text{ASID} == \textit{IBASIDn}_\text{ASID} ) ) \&\& \\ ( < & \text{all 1's>} == ( \textit{IBMn}_\text{IBM} \mid ~ ( \text{PC} \land \textit{IBAn}_\text{IBA} ) \&\& \\ ( ( \text{IBMn}_\text{ISAM} \mid ~ (\text{ISAMode} \land \text{IBAn}_\text{ISA} ) ) ) ) \end{split}
```

The match indication for instruction breakpoints is always precise, i.e. indicated on the instruction causing the IB\_match to be true.

#### 11.2.5.2 Conditions for Matching Data Breakpoints

When a data breakpoint is enabled, that breakpoint is evaluated for every data transaction due to a load/store instruction executed in non-debug mode, including load/store for coprocessor, and transactions causing an address error on data access. The breakpoint is not evaluated due to a PREF instruction or other transactions which are not part of explicit load/store transactions in the execution flow, nor for addresses which are not the explicit load/store source or destination address.

A breakpoint match depends on the transaction type (TYPE) as load or store, the address, and optionally the data value of a transaction. Match also includes an optional compare of TC value. The registers for each data breakpoint have the values and mask used in the compare, and the equation that determines the match is shown below in C-like notation.

The overall match equation is the DB\_match.

```
DB_match =
    ( !DBCn<sub>TCuse</sub> ||( TC == DBCn<sub>TC</sub> ) ) &&
    ( ( TYPE == load ) && ! DBCn<sub>NoLB</sub> ) ||
    ( ( TYPE == store ) && ! DBCn<sub>NoSB</sub> ) ) &&
    DB_addr_match && ( DB_no_value_compare || DB_value_match )
```

The match on the address part, DB\_addr\_match, depends on the virtual address of the transaction (ADDR), the ASID value, and the accessed bytes (BYTELANE) where BYTELANE[0] is 1 only if the byte at bits [7:0] on the bus is accessed, and BYTELANE[1] is 1 only if the byte at bits [15:8] is accessed, etc. The DB\_addr\_match is shown below.

```
\label{eq:ddr_match} \begin{array}{l} \texttt{DB}\_\texttt{addr}\_\texttt{match} = & ( \ ! \ \textit{DBCn}_\texttt{ASIDuse} \ | \ ( \ \texttt{ASID} == \ \textit{DBASIDn}_\texttt{ASID} \ ) \ ) \ \&\& \\ ( \ \texttt{call} \ \texttt{1's>} == \ ( \ \textit{DBMn}_\texttt{DBM} \ | \ \sim \ ( \ \texttt{ADDR} \ \land \ \textit{DBAn}_\texttt{DBA} \ ) \ ) \ \&\& \\ ( \ \texttt{call} \ \texttt{0's>} != \ ( \ \sim \ \texttt{BAI} \ \& \ \texttt{BYTELANE} \ ) \ ) \end{array}
```

The size of  $DBCn_{BAI}$  and BYTELANE is 8 bits. They are 8 bits to allow for data value matching on doubleword floating point loads and stores. For non-doubleword loads and stores, only the lower 4 bits will be used.

Data value compare is included in the match condition for the data breakpoint depending on the bytes (BYTELANE as described above) accessed by the transaction, and the contents of breakpoint registers. The DB\_no\_value\_compare is shown below.

DB\_no\_value\_compare = ( <all 1's> == (  $DBCn_{BLM} | DBCn_{BAT} | \sim BYTELANE ) )$ 

The size of DBCn<sub>BLM</sub>, DBCn<sub>BAI</sub> and BYTELANE is 8 bits.

In case a data value compare is required, DB\_no\_value\_compare is false, then the data value from the data bus (DATA) is compared and masked with the registers for the data breakpoint. The endianess is not considered in these match equations for value, as the compare uses the data bus value directly, thus debug software is responsible for setup of the breakpoint corresponding with endianess.

```
 \begin{array}{l} DB\_value\_match = \\ ( ( DATA[7:0] == DBVn_{DBV[7:0]} ) & || & !BYTELANE[0] & || & DBCn_{BLM[0]} & || & DBCn_{BAI[0]} ) & \& \\ ( ( DATA[15:8] == DBVn_{DBV[15:8]} ) & || & !BYTELANE[1] & || & DBCn_{BLM[1]} & || & DBCn_{BAI[1]} ) & \& \\ ( ( DATA[23:16] == DBVn_{DBV[23:16]} ) & || & !BYTELANE[2] & || & DBCn_{BLM[2]} & || & DBCn_{BAI[2]} ) & \& \\ \end{array}
```

( (	DATA[31:24]	==	<i>DBVn</i> <sub>DBV[31:24]</sub>	)	!BYTELANE[3]	DBCn <sub>BLM[3]</sub>	DBCn <sub>BAI[3]</sub> )	3&&
( (	DATA[39:32]	==	<i>DBVn</i> <sub>DBV[39:32]</sub>	)	!BYTELANE[4]			
( (	DATA[47:40]	==	<i>DBVn</i> <sub>DBV[47:40]</sub>	)	!BYTELANE[5]	DBCn <sub>BLM[5]</sub>	DBCn <sub>BAI[5]</sub> )	) & &
			DBVn <sub>DBV[55:48]</sub>		!BYTELANE[6]	DBCn <sub>BLM[6]</sub>	DBCn <sub>BAI[6]</sub> )	) & &
( (	DATA[63:56]	==	DBVn <sub>DBV[63:56]</sub>	)	BYTELANE[7]	DBCn <sub>BLM[7]</sub>	DBCn <sub>BAI[7]</sub> )	))

The match for a data breakpoint without value compare is always precise, since the match expression is fully evaluated at the time the load/store instruction is executed. A true DB\_match can thereby be indicated on the very same instruction causing the DB\_match to be true. The match for data breakpoints with value compare is always imprecise.

## 11.2.6 Debug Exceptions from Breakpoints

Instruction and data breakpoints may be set up to generate a debug exception when the match condition is true, as described below.

#### 11.2.6.1 Debug Exception by Instruction Breakpoint

If the breakpoint is enabled by BE bit in the *IBCn* register, then a debug instruction break exception occurs if the IB\_match equation is true. The corresponding BS[n] bit in the *IBS* register is set when the breakpoint generates the debug exception.

The debug instruction break exception is always precise, so the *DEPC* register and DBD bit in the *Debug* register point to the instruction that caused the IB\_match equation to be true.

The instruction receiving the debug exception does not update any registers due to the instruction, nor does any load or store by that instruction occur. Thus a debug exception from a data breakpoint can not occur for instructions receiving a debug instruction break exception.

The debug handler usually returns to the instruction causing the debug instruction break exception, whereby the instruction is executed. Debug software is responsible for disabling the breakpoint when returning to the instruction, otherwise the debug instruction break exception reoccurs.

#### 11.2.6.2 Debug Exception by Data Breakpoint

If the breakpoint is enabled by BE bit in the DBCn register, then a debug exception occurs when the DB\_match condition is true. The corresponding BS[n] bit in the DBS register is set when the breakpoint generates the debug exception. A matching data breakpoint generates either a precise or imprecise debug exception

#### Debug Data Break Load/Store Exception as a Precise Debug Exception

A precise debug data break exception occurs when a data breakpoint without value compare indicates a match. In this case the *DEPC* register and DBD bit in the *Debug* register points to the instruction that caused the DB\_match equation to be true.

The instruction causing the debug data break exception does not update any registers due to the instruction, and the following applies to the load or store transaction causing the debug exception:

- A store transaction is not allowed to complete the store to the memory system.
- A load transaction with no data value compare, i.e. where the DB\_no\_value\_compare is true for the match, is not allowed to complete the load.

The result of this is that the load or store instruction causing the debug data break exception appears as not executed.

If both data breakpoints without and with data value compare would match the same transaction and generate a debug exception, then the rules shown in Table 11.6 apply with respect to updating the BS[n] bits.

	Breakpoint	s that Match	Update of BS Bits for Matching Data Breakpoints				
Instruction	Without Value Compare	With Value Compare	Without Value Compare	With Value Compare			
Load/Store	One or more	None	BS bits set for all	(No matching break- points)			
Load	One or more	One or more	BS bits set for all	Unchanged BS bits since load of data value does not occur so match of the breakpoint cannot be determined			
Load	None	One or more	(No matching break- points)	BS bits set for all			
Store	One or more	One or more	BS bits set for all	BS bits set for all			
Store	None	One or more	(No matching break- points)	BS bits set for all			

Table 11.6 Rules for Update of BS Bits on Data Breakpoint Exceptions

Any BS[n] bit set prior to the match and debug exception are kept set, since BS[n] bits are only cleared by debug software.

The debug handler usually returns to the instruction causing the debug data break exception, whereby the instruction is re-executed. Debug software is responsible for disabling breakpoints when returning to the instruction, otherwise the debug data break exception will reoccur.

#### Debug Data Break Load/Store Exception as a Imprecise Debug Exception

An Debug Data Break Load/Store Imprecise exception occurs when a data breakpoint indicates an imprecise match. Imprecise matches are generated when data value compare is used. In this case, the DEPC register and DBD bit in the Debug register point to an instruction later in the execution flow rather than at the load/store instruction that caused the DB\_match equation to be true.

The load/store instruction causing the Debug Data Break Load/Store Imprecise exception always updates the destination register and completes the access to the external memory system. Therefore this load/store instruction is not re-executed on return from the debug handler, because the DEPC register and DBD bit do not point to that instruction.

Several imprecise data breakpoints can be pending at a given time, if the bus system supports multiple outstanding data accesses. The breakpoints are evaluated as the accesses finalize, and a Debug Data Break Load/Store Imprecise exception is generated only for the first one matching. Both the first and succeeding matches cause corresponding BS bits and DDBLImpr/DDBSImpr to be set, but no debug exception is generated for succeeding matches because the processor is already in Debug Mode. Similarly, if a debug exception had already occurred at the time of the first match (for example, due to a precise debug exception), then all matches cause the corresponding BS bits and DDBLImpr/DDBSImpr to be set, but no debug exception is generated because the processor is already in Debug Mode.

The SYNC instruction, followed by appropriate spacing must be executed before the BS bits and DDBLImpr/DDB-SImpr bits are accessed for read or write. This delay ensures that these bits are fully updated.

Any BS bit set prior to the match and debug exception are kept set, because only debug software can clear the BS bits.

### 11.2.7 Breakpoint used as TriggerPoint

Both instruction and data hardware breakpoints can be setup by software so a matching breakpoint does not generate a debug exception, but only an indication through the BS[n] bit. The TE bit in the *IBCn* or *DBCn* register controls if an instruction or data breakpoint is used as a so-called triggerpoint. The triggerpoints are, like breakpoints, only compared for instructions executed in non-debug mode.

The BS[n] bit in the IBS or DBS register is set when the respective IB\_match or DB\_match bit is true.

The triggerpoint feature can be used to start and stop tracing. See Section 11.10 "Enabling MIPS Trace" for details.

#### **11.2.8 Instruction Breakpoint Registers**

The registers for instruction breakpoints are described below. These registers have implementation information and are used to set up the instruction breakpoints. All registers are in drseg, and the addresses are shown in Table 11.7.

Offset in drseg	Register Mnemonic	Register Name and Description						
0x1000	IBS	Instruction Breakpoint Status						
0x1100 + n * 0x100	IBAn	Instruction Breakpoint Address n						
0x1108 + n * 0x100	IBMn	Instruction Breakpoint Address Mask n						
0x1110 + n * 0x100	IBASIDn	Instruction Breakpoint ASID n						
0x1118 + n * 0x100	IBCn	Instruction Breakpoint Control n						
n is breakpoint number in range 0	n is breakpoint number in range 0 to 3							

 Table 11.7 Addresses for Instruction Breakpoint Registers

An example of some of the registers; IBAO is at offset 0x1100 and IBC2 is at offset 0x1318.

#### 11.2.8.1 Instruction Breakpoint Status (IBS) Register

Compliance Level: Implemented only if instruction breakpoints are implemented.

The Instruction Breakpoint Status (*IBS*) register holds implementation and status information about the instruction breakpoints.

The ASID applies to all the instruction breakpoints.

#### Figure 11.2 IBS Register Format

31	30	29 28	27 24	23 4	3		0
Res	ASIDsup	Res	BCN	Res		BS	

Fields Name Bit(s)		Description		
				Reset State
Res 31		Must be written as zero; returns zero on read.	R	0
ASIDsup	30	Indicates that ASID compare is supported in instruction breakpoints. 0: No ASID compare. 1: ASID compare (IBASIDn register implemented). 1: Supported 0: Not supported	R	Fixed MMU - 0 TLB - 1
Res	29:28	Must be written as zero; returns zero on read.	R	0
BCN	27:24	Number of instruction breakpoints implemented.	R	4
Res	23:4	Must be written as zero; returns zero on read.	R	0
BS	3:0	Break status for breakpoint n is at BS[n], with n from 0 to 3. The bit is set to 1 when the condition for the corresponding breakpoint has matched.	R/W	Undefined

### Table 11.8 IBS Register Field Descriptions

#### 11.2.8.2 Instruction Breakpoint Address n (IBAn) Register

Compliance Level: Implemented only for implemented instruction breakpoints.

The Instruction Breakpoint Address n (*IBAn*) register has the address used in the condition for instruction breakpoint n.

#### Figure 11.3 IBAn Register Format

31	1	J	0
	IBA	]	ISA

#### Table 11.9 IBAn Register Field Descriptions

Fields			Read /	
Name	Bit(s)	Description	Write	Reset State
IBA	31:1	Instruction breakpoint address for condition.	R/W	Undefined
ISA	0	Instruction breakpoint ISA mode for condition	R/W	Undefined

#### 11.2.8.3 Instruction Breakpoint Address Mask n (IBMn) Register

Compliance Level: Implemented only for implemented instruction breakpoints.

The Instruction Breakpoint Address Mask n (*IBMn*) register has the mask for the address compare used in the condition for instruction breakpoint n.

31	3.4	1	0
	IBM		ISAM

### Figure 11.4 IBMn Register Format

#### Table 11.10 IBMn Register Field Descriptions

Fields				
Name	Bit(s)	Description	Write	Reset State
IBM	31:1	Instruction breakpoint address mask for condition: 0: Corresponding address bit not masked. 1: Corresponding address bit masked.	R/W	Undefined
ISAM	0	Instruction breakpoint ISA mode mask for condition: 0: ISA mode considered for match condition 1: ISA mode masked	R/W	Undefined

#### 11.2.8.4 Instruction Breakpoint ASID n (IBASIDn) Register

Compliance Level: Implemented only for implemented instruction breakpoints.

For processors with a TLB based MMU, this register is used to define an ASID value to be used in the match expression. For cores with a FM MMU, this register is reserved and reads as 0.

#### Figure 11.5 IBASIDn Register Format

31	8	7 0
	Res	ASID

Fields			Read /	
Name	Bit(s)	Description	Write	Reset State
Res	31:8	Must be written as zero; returns zero on read.	R	0
ASID	7:0	Instruction breakpoint ASID value for a compare.	R/W	Undefined

#### Table 11.11 IBASIDn Register Field Descriptions

#### 11.2.8.5 Instruction Breakpoint Control n (IBCn) Register

Compliance Level: Implemented only for implemented instruction breakpoints.

The Instruction Breakpoint Control n (*IBCn*) register controls the setup of instruction breakpoint n.

#### Figure 11.6 IBCn Register Format

31	24 23	22	21	3	2	1	0
ТС	ASID	use TC use	Res		TE	Res	BE

FieldsNameBitsTC31:24				
		Description	Read / Write	Reset State
		The value of TC (thread context) to match in the comparison to determine if the instruction break is to be taken. TC value is ignored if TC use is set to 0.		Undefined
ASIDuse	23	Use ASID value in compare for instruction breakpoint n: 0: Don't use ASID value in compare 1: Use ASID value in compare	R/W	Undefined
TCuse	22	Use TC value in comparison for instruction breakpoint 0: Do not use value in compare 1: Use TC value in compare.	R/W	Undefined
Res	21:3	Must be written as zero; returns zero on read.	R	0
TE	2	Use instruction breakpoint n as triggerpoint: 0: Don't use it as triggerpoint 1: Use it as triggerpoint	R/W	0
Res	1	Must be written as zero; returns zero on read.	R	0
BE	0	Use instruction breakpoint n as breakpoint: 0: Don't use it as breakpoint 1: Use it as breakpoint	R/W	0

#### Table 11.12 IBCn Register Field Descriptions

## 11.2.9 Data Breakpoint Registers

The registers for data breakpoints are described below. These registers have implementation information and are used the setup the data breakpoints. All registers are in drseg, and the addresses are shown in Table 11.13.

Offset in drseg	Register Mnemonic	Register Name and Description
0x2000	DBS	Data Breakpoint Status
0x2100 + 0x100 * n	DBAn	Data Breakpoint Address n
0x2108 + 0x100 * n	DBMn	Data Breakpoint Address Mask n
0x2110 + 0x100 * n	DBASIDn	Data Breakpoint ASID n
0x2118 + 0x100 * n	DBCn	Data Breakpoint Control n
0x2120 + 0x100 * n	DBVn	Data Breakpoint Value n
0x2124 + 0x100*n	DBVHn	Data Breakpoint Value High n
n is breakpoint number as 0 or 1		

 Table 11.13 Addresses for Data Breakpoint Registers

An example of some of the registers; *DBMO* is at offset 0x2108 and *DBV1* is at offset 0x2220.

#### 11.2.9.1 Data Breakpoint Status (DBS) Register

**Compliance Level:** Implemented if data breakpoints are implemented.

The Data Breakpoint Status (DBS) register holds implementation and status information about the data breakpoints.

The ASIDsup field indicates whether ASID compares are supported.

Figure 11.7 DBS Register Format								
31	30	29 28	27 24	23 2	1 0			
Res	ASIDsup	Res	BCN	Res	BS			

Fie	lds	Read /		
Name	Bit(s)	Description	Write	Reset State
Res	31	Must be written as zero; returns zero on read.	R	0
ASID	30	Indicates that ASID compares are supported in data breakpoints. 0: Not supported 1: Supported	R	TLB MMU - 1 FM MMU - 0
Res	29:28	Must be written as zero; returns zero on read.	R	0
BCN	27:24	Number of data breakpoints implemented.	R	2
Res	23:2	Must be written as zero; returns zero on read.	R	0
BS	1:0	Break status for breakpoint n is at BS[n], with n from 0 to 1. The bit is set to 1 when the condition for the corresponding breakpoint has matched.	R/W0	Undefined

#### 11.2.9.2 Data Breakpoint Address n (DBAn) Register

Compliance Level: Implemented only for implemented data breakpoints.

The Data Breakpoint Address n (DBAn) register has the address used in the condition for data breakpoint n.

. 1	

	0
DBA	

Fields			Read /	
Name	Bit(s)	Write	Reset State	
DBA	31:0	Data breakpoint address for condition.	R/W	Undefined

#### 11.2.9.3 Data Breakpoint Address Mask n (DBMn) Register

**Compliance Level:** Implemented only for implemented data breakpoints.

The Data Breakpoint Address Mask n (*DBMn*) register has the mask for the address compare used in the condition for data breakpoint n.

MIPS32® 34K<sup>™</sup> Processor Core Family Software User's Manual, Revision 01.02

#### Copyright © 2006 MIPS Technologies Inc. All rights reserved.

#### Figure 11.9 DBMn Register Format

31	0
DBM	

#### Table 11.16 DBMn Register Field Descriptions

Fie	lds		Read /	
Name Bit(s) Description		Description	Write	Reset State
DBM	31:0	Data breakpoint address mask for condition: 0: Corresponding address bit not masked 1: Corresponding address bit masked	R/W	Undefined

#### 11.2.9.4 Data Breakpoint ASID n (DBASIDn) Register

Compliance Level: Implemented only for implemented data breakpoints.

For processors with a TLB based MMU, this register is used to define an ASID value to be used in the match expression. For cores with the FM MMU, this register is reserved and reads as 0.

#### Figure 11.10 DBASIDn Register Format

31 8	7 0	
Res	ASID	

#### Table 11.17 DBASIDn Register Field Descriptions

Fie	lds		Read /			
Name	Name         Bit(s)         Description		Write	Reset State		
Res	31:8	Must be written as zero; returns zero on read.	R	0		
ASID	7:0	Data breakpoint ASID value for compares.	R/W	Undefined		

#### 11.2.9.5 Data Breakpoint Control n (DBCn) Register

Compliance Level: Implemented only for implemented data breakpoints.

The Data Breakpoint Control *n* (*DBCn*) register controls the setup of data breakpoint *n*.

#### Figure 11.11 DBCn Register Format

31	24	23	22 .	21	14	13	12	11	4	3	2	1	0
TC	ASI	IDuse T	C use	BAI	N	loSB	NoLB	BLM		Res	TE	Res	BE

Fields			Read /		
Name	Bits	Description	Write		
TC	31:24	The value of TC to match in the comparison to determine if data break is to be taken. TC value is ignored if TCuse is set to 0	R/W	Undefined	
ASIDuse	23	Use ASID value in compare for data breakpoint n: 0: Don't use ASID value in compare 1: Use ASID value in compare	R/W	Undefined	
TCuse	22	Use TC value in comparison for data breakpoint n 0: Do not use TC value in compare 1: Use TC value in compare	R/W	Undefined	
BAI	21:14	Byte access ignore controls ignore of access to a specific byte.BAI[0] ignores access to byte at bits [7:0] of the data bus, BAI[1]ignores access to byte at bits [15:8], etc.0: Condition depends on access to corresponding byte1: Access for corresponding byte is ignored	R/W	Undefined	
NoSB	NoSB       13       Controls if condition for data breakpoint is not fulfilled on a store transaction:         0: Condition may be fulfilled on store transaction       1: Condition is never fulfilled on store transaction			Undefined	
NoLB	12       Controls if condition for data breakpoint is not fulfilled on a load transaction:         0: Condition may be fulfilled on load transaction         1: Condition is never fulfilled on load transaction		R/W	Undefined	
BLM	11:4	Byte lane mask for value compare on data breakpoint. BLM[0]masks byte at bits [7:0] of the data bus, BLM[1] masks byte at bits[15:8], etc.:0: Compare corresponding byte lane1: Mask corresponding byte lane	R/W	Undefined	
Res	3	Must be written as zero; returns zero on reads.	R	0	
TE	E     2     Use data breakpoint n as triggerpoint: 0: Don't use it as triggerpoint 1: Use it as triggerpoint		R/W	0	
Res	1	Must be written as zero; returns zero on reads.	R	0	
BE	0	Use data breakpoint n as breakpoint: 0: Don't use it as breakpoint 1: Use it as breakpoint	R/W	0	

#### Table 11.18 DBCn Register Field Descriptions

### 11.2.9.6 Data Breakpoint Value n (DBVn) Register

Compliance Level: Implemented only for implemented data breakpoints.

The Data Breakpoint Value n (DBVn) register has the value used in the condition for data breakpoint n.

#### Figure 11.12 DBVn Register Format

31	0
DBV	

#### Table 11.19 DBVn Register Field Descriptions

Fie	lds		Read /	
Name	Bit(s)	Description	Write	Reset State
DBV	31:0	Data breakpoint value for condition.	R/W	Undefined

#### 11.2.9.7 Data Breakpoint Value High n (DBVHn) Register

Compliance Level: Implemented only for implemented data breakpoints.

The Data Breakpoint Value High n (*DBVHn*) register has the value used in the condition for data breakpoint n.

#### Figure 11.13 DBVHn Register Format

31	0	
DBVH		

#### Table 11.20 DBVHn Register Field Descriptions

Fie	ïelds		Read /	
Name	Bit(s)	Description	Write	Reset State
DBVH	31:0	Data breakpoint value high for condition. This register provides the high order bits [63:32] for data value on double-word floating point loads and stores.	R/W	Undefined

## 11.3 Test Access Port (TAP)

The following main features are supported by the TAP module:

- 5-pin industry standard JTAG Test Access Port (*TCK*, *TMS*, *TDI*, *TDO*, *TRST\_N*) interface which is compatible with IEEE Std. 1149.1.
- Target chip and EJTAG feature identification available through the Test Access Port (TAP) controller.
- The processor can access external memory on the EJTAG Probe serially through the EJTAG pins. This is achieved through Processor Access (PA), and is used to eliminate the use of the system memory for debug routines.
- Support for both ROM based debugger and debugging both through TAP.

## 11.3.1 EJTAG Internal and External Interfaces

The external interface of the EJTAG module consists of the 5 signals defined by the IEEE standard.

Pin	Туре	Description
ТСК	I	Test Clock Input Input clock used to shift data into or out of the Instruction or data registers. The <i>TCK</i> clock is independent of the processor clock, so the EJTAG probe can drive <i>TCK</i> independently of the processor clock frequency. The core signal for this is called <i>EJ_TCK</i>
TMS	I	Test Mode Select Input The <i>TMS</i> input signal is decoded by the TAP controller to control test operation. <i>TMS</i> is sam- pled on the rising edge of <i>TCK</i> . The core signal for this is called <i>EJ_TMS</i>
TDI	I	Test Data Input Serial input data ( <i>TDI</i> ) is shifted into the Instruction register or data registers on the rising edge of the <i>TCK</i> clock, depending on the TAP controller state. The core signal for this is called $EJ_TDI$
TDO	0	Test Data Output Serial output data is shifted from the Instruction or data register to the $TDO$ pin on the falling edge of the $TCK$ clock. When no data is shifted out, the $TDO$ is 3-stated. The core signal for this is called $EJ_TDO$ with output enable controlled by $EJ_TDOzstate$ .
TRST_N	Ι	Test Reset Input (Optional pin) The $TRST_N$ pin is an active-low signal for asynchronous reset of the TAP controller and instruction in the TAP module, independent of the processor logic. The processor is not reset by the assertion of $TRST_N$ . The core signal for this is called $EJ_TRST_N$ This signal is optional, but power-on reset must apply a low pulse on this signal at power-on and then leave it high, in case the signal is not available as a pin on the chip. If available on the chip, then it must be low on the board when the EJTAG debug features are unused by the probe.

#### Table 11.21 EJTAG Interface Pins

## 11.3.2 Test Access Port Operation

The TAP controller is controlled by the Test Clock (*TCK*) and Test Mode Select (*TMS*) inputs. These two inputs determine whether an the Instruction register scan or data register scan is performed. The TAP consists of a small controller, driven by the *TCK* input, which responds to the *TMS* input as shown in the state diagram in Figure 11.14. The TAP uses both clock edges of *TCK*. *TMS* and *TDI* are sampled on the rising edge of *TCK*, while *TDO* changes on the falling edge of *TCK*.

At power-up the TAP is forced into the *Test-Logic-Reset* by low value on *TRST\_N*. The TAP instruction register is thereby reset to IDCODE. No other parts of the EJTAG hardware are reset through the *Test-Logic-Reset* state.

When test access is required, a protocol is applied via the *TMS* and *TCK* inputs, causing the TAP to exit the *Test-Logic-Reset* state and move through the appropriate states. From the *Run-Test/Idle* state, an Instruction register scan or a data register scan can be issued to transition the TAP through the appropriate states shown in Figure 11.14.

The states of the data and instruction register scan blocks are mirror images of each other adding symmetry to the protocol sequences. The first action that occurs when either block is entered is a capture operation. For the data registers, the *Capture-DR* state is used to capture (or parallel load) the data into the selected serial data path. In the Instruction register, the *Capture-IR* state is used to capture status information into the Instruction register.

From the *Capture* states, the TAP transitions to either the *Shift* or *Exit1* states. Normally the *Shift* state follows the *Capture* states of that test data or status information can be shifted out for inspection and new data shifted in. Following the *Shift* state, the TAP either returns to the *Run-Test/Idle* state via the *Exit1* and *Update* states or enters the *Pause* state via *Exit1*. The reason for entering the *Pause* state is to temporarily suspend the shifting of data through either the Data or Instruction Register while a required operation, such as refilling a host memory buffer, is performed. From the Pause state shifting can resume by re-entering the *Shift* state via the *Exit2* state or terminate by entering the *Run-Test/Idle* states.

Upon entering the data or Instruction register scan blocks, shadow latches in the selected scan path are forced to hold their present state during the Capture and Shift operations. The data being shifted into the selected scan path is not output through the shadow latch until the TAP enters the *Update-DR* or *Update-IR* state. The *Update* state causes the shadow latches to update (or parallel load) with the new data that has been shifted into the selected scan path.




Figure 11.14 TAP Controller State Diagram

#### 11.3.2.1 Test-Logic-Reset State

In the *Test-Logic-Reset* state the boundary scan test logic is disabled. The test logic enters the *Test-Logic-Reset* state when the *TMS* input is held HIGH for at least five rising edges of *TCK*. The BYPASS instruction is forced into the instruction register output latches during this state. The controller remains in the *Test-Logic-Reset* state as long as *TMS* is HIGH.

#### 11.3.2.2 Run-Test/Idle State

The controller enters the *Run-Test/Idle* state between scan operations. The controller remains in this state as long as *TMS* is held LOW. The instruction register and all test data registers retain their previous state. The instruction cannot change when the TAP controller is in this state.

When *TMS* is sampled HIGH on the rising edge of *TCK*, the controller transitions to the *Select\_DR* state.

#### 11.3.2.3 Select\_DR\_Scan State

This is a temporary controller state in which all test data registers selected by the current instruction retain their previous state. If *TMS* is sampled LOW at the rising edge of *TCK*, then the controller transitions to the *Capture\_DR* state. A HIGH on *TMS* causes the controller to transition to the *Select\_IR* state. The instruction cannot change while the TAP controller is in this state.

#### 11.3.2.4 Select\_IR\_Scan State

This is a temporary controller state in which all test data registers selected by the current instruction retain their previous state. If *TMS* is sampled LOW on the rising edge of *TCK*, the controller transitions to the *Capture\_IR* state. A HIGH on *TMS* causes the controller to transition to the *Test-Reset-Logic* state. The instruction cannot change while the TAP controller is in this state.

#### 11.3.2.5 Capture\_DR State

In this state the boundary scan register captures the value of the register addressed by the Instruction register, and the value is then shifted out in the *Shift\_DR*. If *TMS* is sampled LOW at the rising edge of *TCK*, the controller transitions to the *Shift\_DR* state. A HIGH on *TMS* causes the controller to transition to the *Exit1\_DR* state. The instruction cannot change while the TAP controller is in this state.

#### 11.3.2.6 Shift\_DR State

In this state the test data register connected between TDI and TDO as a result of the current instruction shifts data one stage toward its serial output on the rising edge of TCK. If TMS is sampled LOW on the rising edge of TCK, the controller remains in the *Shift\_DR* state. A HIGH on TMS causes the controller to transition to the *Exit1\_DR* state. The instruction cannot change while the TAP controller is in this state.

#### 11.3.2.7 Exit1\_DR State

This is a temporary controller state in which all test data registers selected by the current instruction retain their previous state. If *TMS* is sampled LOW at the rising edge of *TCK*, the controller transitions to the *Pause\_DR* state. A HIGH on *TMS* causes the controller to transition to the *Update\_DR* state which terminates the scanning process. The instruction cannot change while the TAP controller is in this state.

#### 11.3.2.8 Pause\_DR State

The *Pause\_DR* state allows the controller to temporarily halt the shifting of data through the test data register in the serial path between TDI and TDO. All test data registers selected by the current instruction retain their previous state. If TMS is sampled LOW on the rising edge of TCK, the controller remains in the *Pause\_DR* state. A HIGH on TMS causes the controller to transition to the *Exit2\_DR* state. The instruction cannot change while the TAP controller is in this state.

#### 11.3.2.9 Exit2\_DR State

This is a temporary controller state in which all test data registers selected by the current instruction retain their previous state. If *TMS* is sampled LOW at the rising edge of *TCK*, the controller transitions to the *Shift\_DR* state to allow another serial shift of data. A HIGH on *TMS* causes the controller to transition to the *Update\_DR* state which terminates the scanning process. The instruction cannot change while the TAP controller is in this state.

#### 11.3.2.10 Update\_DR State

When the TAP controller is in this state the value shifted in during the *Shift\_DR* state takes effect on the rising edge of the *TCK* for the register indicated by the Instruction register.

If *TMS* is sampled LOW at the rising edge of *TCK*, the controller transitions to the *Run-Test/Idle* state. A HIGH on *TMS* causes the controller to transition to the *Select\_DR\_Scan* state. The instruction cannot change while the TAP controller is in this state and all shift register stages in the test data registers selected by the current instruction retain their previous state.

#### 11.3.2.11 Capture\_IR State

In this state the shift register contained in the Instruction register loads a fixed pattern  $(00001_2)$  on the rising edge of *TCK*. The data registers selected by the current instruction retain their previous state.

If *TMS* is sampled LOW at the rising edge of *TCK*, the controller transitions to the *Shift\_IR* state. A HIGH on *TMS* causes the controller to transition to the *Exit1\_IR* state. The instruction cannot change while the TAP controller is in this state.

#### 11.3.2.12 Shift\_IR State

In this state the instruction register is connected between *TDI* and *TDO* and shifts data one stage toward its serial output on the rising edge of *TCK*. If *TMS* is sampled LOW at the rising edge of *TCK*, the controller remains in the *Shift\_IR* state. A HIGH on *TMS* causes the controller to transition to the *Exit1\_IR* state.

#### 11.3.2.13 Exit1\_IR State

This is a temporary controller state in which all registers retain their previous state. If *TMS* is sampled LOW at the rising edge of *TCK*, the controller transitions to the *Pause\_IR* state. A HIGH on *TMS* causes the controller to transition to the *Update\_IR* state which terminates the scanning process. The instruction cannot change while the TAP controller is in this state and the instruction register retains its previous state.

#### 11.3.2.14 Pause\_IR State

The *Pause\_IR* state allows the controller to temporarily halt the shifting of data through the instruction register in the serial path between *TDI* and *TDO*. If *TMS* is sampled LOW at the rising edge of *TCK*, the controller remains in the *Pause\_IR* state. A HIGH on *TMS* causes the controller to transition to the *Exit2\_IR* state. The instruction cannot change while the TAP controller is in this state.

#### 11.3.2.15 Exit2\_IR State

This is a temporary controller state in which the instruction register retains its previous state. If *TMS* is sampled LOW at the rising edge of *TCK*, then the controller transitions to the *Shift\_IR* state to allow another serial shift of data. A HIGH on *TMS* causes the controller to transition to the *Update\_IR* state which terminates the scanning process. The instruction cannot change while the TAP controller is in this state.

#### 11.3.2.16 Update\_IR State

The instruction shifted into the instruction register takes effect on the rising edge of TCK.

If *TMS* is sampled LOW at the rising edge of *TCK*, the controller transitions to the *Run-Test/Idle* state. A HIGH on *TMS* causes the controller to transition to the *Select\_DR\_Scan* state.

## 11.3.3 Test Access Port (TAP) Instructions

The TAP Instruction register allows instructions to be serially input into the device when TAP controller is in the *Shift-IR* state. Instructions are decoded and define the serial test data register path that is used to shift data between *TDI* and *TDO* during data register scanning.

The Instruction register is a 5-bit register. In the current EJTAG implementation only some instructions have been decoded; the unused instructions default to the BYPASS instruction.

Value	Instruction	Function
0x01	IDCODE	Select Chip Identification data register
0x03	IMPCODE         Select Implementation register	
0x08	ADDRESS	Select Address register
0x09	DATA	Select Data register
0x0A	CONTROL	Select EJTAG Control register
0x0B	ALL	Select the Address, Data and EJTAG Control registers
0x0C	EJTAGBOOT	Set EjtagBrk, ProbEn and ProbTrap to 1 as reset value
0x0D	NORMALBOOT	Set EjtagBrk, ProbEn and ProbTrap to 0 as reset value
0x0E	FASTDATA	Selects the Data and Fastdata registers
0x10	TCBCONTROLA	Selects the TCBTCONTROLA register in the Trace Control Block
0x11	TCBCONTROLB	Selects the TCBTCONTROLB register in the Trace Control Block
0x12	TCBDATA	Selects the TCBDATA register in the Trace Control Block
0x13	TCBCONTROLC	Selects the TCBTCONTROLC register in the Trace Control Block
0x14	PCSAMPLE	Selects the PCSAMPLE register
0x1F	BYPASS	Bypass mode

#### Table 11.22 Implemented EJTAG Instructions

#### 11.3.3.1 BYPASS Instruction

The required BYPASS instruction allows the processor to remain in a functional mode and selects the Bypass register to be connected between *TDI* and *TDO*. The BYPASS instruction allows serial data to be transferred through the processor from *TDI* to *TDO* without affecting its operation. The bit code of this instruction is defined to be all ones by the IEEE 1149.1 standard. Any unused instruction is defaulted to the BYPASS instruction.

#### 11.3.3.2 IDCODE Instruction

The IDCODE instruction allows the processor to remain in its functional mode and selects the Device Identification (ID) register to be connected between TDI and TDO. The Device ID register is a 32-bit shift register containing information regarding the IC manufacturer, device type, and version code. Accessing the Identification Register does not interfere with the operation of the processor. Also, access to the Identification Register is immediately available, via a TAP data scan operation, after power-up when the TAP has been reset with on-chip power-on or through the optional  $TRST_N$  pin.

#### 11.3.3.3 IMPCODE Instruction

This instruction selects the Implementation register for output, which is always 32 bits.

#### 11.3.3.4 ADDRESS Instruction

This instruction is used to select the Address register to be connected between *TDI* and *TDO*. The EJTAG Probe shifts 32 bits through the *TDI* pin into the Address register and shifts out the captured address via the *TDO* pin.

#### 11.3.3.5 DATA Instruction

This instruction is used to select the Data register to be connected between *TDI* and *TDO*. The EJTAG Probe shifts 32 bits of *TDI* data into the Data register and shifts out the captured data via the *TDO* pin.


#### 11.3.3.6 CONTROL Instruction

This instruction is used to select the EJTAG Control register to be connected between *TDI* and *TDO*. The EJTAG Probe shifts 32 bits of *TDI* data into the EJTAG Control register and shifts out the EJTAG Control register bits via *TDO*.

#### 11.3.3.7 ALL Instruction

This instruction is used to select the concatenation of the Address and Data register, and the EJTAG Control register between TDI and TDO. It can be used in particular if switching instructions in the instruction register takes too many TCK cycles. The first bit shifted out is bit 0.

#### Figure 11.15 Concatenation of the EJTAG Address, Data and Control Registers



#### 11.3.3.8 EJTAGBOOT Instruction

When the EJTAGBOOT instruction is given and the Update-IR state is left, then the reset values of the ProbTrap, ProbEn and EjtagBrk bits in the EJTAG Control register are set to 1 after a reset.

This EJTAGBOOT indication is effective until a NORMALBOOT instruction is given, *TRST\_N* is asserted or a rising edge of *TCK* occurs when the TAP controller is in Test-Logic-Reset state.

It is possible to make the CPU go into debug mode just after a reset, without fetching or executing any instructions from the normal memory area. This can be used for download of code to a system which has no code in ROM.

The Bypass register is selected when the EJTAGBOOT instruction is given.

#### 11.3.3.9 NORMALBOOT Instruction

When the NORMALBOOT instruction is given and the Update-IR state is left, then the reset value of the ProbTrap, ProbEn and EjtagBrk bits in the EJTAG Control register are set to 0 after reset.

The Bypass register is selected when the NORMALBOOT instruction is given.

#### 11.3.3.10 FASTDATA Instruction

This selects the Data and the Fastdata registers at once, as shown in Figure 11.16.

#### Figure 11.16 TDI to TDO Path When in Shift-DR State and FASTDATA Instruction is Selected

TDI \_\_\_\_ Data 0\_\_\_\_ Fastdata \_\_\_\_\_ TDO

#### 11.3.3.11 TCBCONTROLA Instruction

This instruction is used to select the TCBCONTROLA register to be connected between *TDI* and *TDO*. This register is only implemented if the Trace Control Block is present. If no TCB is present, then this instruction will select the Bypass register.

#### 11.3.3.12 TCBCONTROLB Instruction

This instruction is used to select the TCBCONTROLB register to be connected between *TDI* and *TDO*. This register is only implemented if the Trace Control Block is present. If no TCB is present, then this instruction will select the Bypass register.

#### 11.3.3.13 TCBCONTROLC Instruction

This instruction is used to select the TCBCONTROLC register to be connected between *TDI* and *TDO*. This register is only implemented if the Trace Control Block is present. If no TCB is present, then this instruction will select the Bypass register.

#### 11.3.3.14 TCBDATA Instruction

This instruction is used to select the TCBDATA register to be connected between *TDI* and *TDO*. This register is only implemented if the Trace Control Block is present. If no TCB is present, then this instruction will select the Bypass register. It should be noted that the TCBDATA register is only an access register to other TCB registers. The width of the TCBDATA register is dependent on the specific TCB register.

#### 11.3.3.15 PCSAMPLE Instruction

This instruction is used to select the PCSAMPLE register to be connected between *TDI* and *TDO*. This register is always implemented.

## **11.4 EJTAG TAP Registers**

The EJTAG TAP Module has one Instruction register and a number of data registers, all accessible through the TAP:

### 11.4.1 Instruction Register

The Instruction register is accessed when the TAP receives an Instruction register scan protocol. During an Instruction register scan operation the TAP controller selects the output of the Instruction register to drive the TDO pin. The shift register consists of a series of bits arranged to form a single scan path between TDI and TDO. During an Instruction register scan operations, the TAP controls the register to capture status information and shift data from TDI to TDO. Both the capture and shift operations occur on the rising edge of TCK. However, the data shifted out from the TDO occurs on the falling edge of TCK. In the Test-Logic-Reset and *Capture-IR* state, the instruction shift register is set to

 $00001_2$ , as for the IDCODE instruction. This forces the device into the functional mode and selects the Device ID register. The Instruction register is 5 bits wide. The instruction shifted in takes effect for the following data register scan operation. A list of the implemented instructions are listed in Table 11.22.

## 11.4.2 Data Registers Overview

The EJTAG uses several data registers, which are arranged in parallel from the primary TDI input to the primary TDO output. The Instruction register supplies the address that allows one of the data registers to be accessed during a data register scan operation. During a data register scan operation, the addressed scan register receives TAP control signals to capture the register and shift data from TDI to TDO. During a data register scan operation, the TAP selects the output of the data register to drive the TDO pin. The register is updated in the Update-DR state with respect to the write bits.

This description applies in general to the following data registers:

- Bypass Register
- Device Identification Register
- Implementation Register
- EJTAG Control Register (ECR)
- Processor Access Address Register
- Processor Access Data Register
- FastData Register

#### 11.4.2.1 Bypass Register

The *Bypass* register consists of a single scan register bit. When selected, the Bypass register provides a single bit scan path between *TDI* and *TDO*. The Bypass register allows abbreviating the scan path through devices that are not involved in the test. The Bypass register is selected when the Instruction register is loaded with a pattern of all ones to satisfy the IEEE 1149.1 Bypass instruction requirement.

#### 11.4.2.2 Device Identification (ID) Register

The *Device Identification* register is defined by IEEE 1149.1, to identify the device's manufacturer, part number, revision, and other device-specific information. Table 11.23 shows the bit assignments defined for the read-only Device Identification Register, and inputs to the core determine the value of these bits. These bits can be scanned out of the *ID* register after being selected. The register is selected when the Instruction register is loaded with the IDCODE instruction.

Figure 11.17	<b>Device Identification Register Forma</b>	at
--------------	---	----

31 28	27 12	11	1 0	
Version	PartNumber	ManufID	R	

Field	ds		Read /		
Name Bit(s)		Description	Write	Reset State	
Version	31:28	<b>Version</b> (4 bits) This field identifies the version number of the processor derivative.	R	EJ_Version[3:0]	
PartNumber	27:12	<b>Part Number</b> (16 bits) This field identifies the part number of the processor derivative.	R	EJ_PartNumber[15:0]	
ManufID	11:1	Manufacturer Identity (11 bits) Accordingly to IEEE 1149.1-1990, the manufacturer iden- tity code shall be a compressed form of the JEDEC Publi- cations 106-A.	R	EJ_ManufID[10:0]	
R	0	reserved	R	1	

## Table 11.23 Device Identification Register

#### 11.4.2.3 Implementation Register

This 32-bit read-only register is used to identify the features of the EJTAG implementation. Some of the reset values are set by inputs to the core. The register is selected when the Instruction register is loaded with the IMPCODE instruction.

#### Figure 11.18 Implementation Register Format

31 29	28 25	24	23 21	20 17	16	15	14	13	0
EJTAGver	reserved	DINTsup	ASIDsize	reserved	MIPS16	0	NoDMA	reserved	

#### Table 11.24 Implementation Register Descriptions

Fields			Read /	
Name	Bit(s)	Description	Write	Reset State
EJTAGver	31:29	EJTAG Version. 3: Version 3.1	R	3
reserved	28:25	reserved	R	0
DINTsup	24	DINT Signal Supported from Probe This bit indicates if the DINT signal from the probe is supported: 0: DINT signal from the probe is not supported 1: Probe can use DINT signal to make debug interrupt.	R	EJ_DINTsup
ASIDsize	23:21	Size of ASID field in implementation: 0: No ASID in implementation 2: 8-bit ASID 1,3: Reserved	R	TLB MMU- 2 FM MMU- 0
reserved	20:17	reserved	R	0
MIPS16	16	Indicates whether MIPS16 is implemented 0: No MIPS16 support 1: MIPS16 implemented	R	1
reserved	15	reserved	R	0
NoDMA	14	No EJTAG DMA Support	R	1
reserved	13:0	reserved	R	0

#### 11.4.2.4 EJTAG Control Register

This 32-bit register controls the various operations of the TAP modules. This register is selected by shifting in the CONTROL instruction. Bits in the EJTAG Control register can be set/cleared by shifting in data; status is read by shifting out the contents of this register. This EJTAG Control register can only be accessed by the TAP interface.

The EJTAG Control register is not updated in the *Update-DR* state unless the Reset occurred (Rocc) bit 31, is either 0 or written to 0. This is in order to ensure prober handling of processor accesses.

The value used for reset indicated in the table below takes effect on CPU resets, but not on TAP controller resets by e.g. *TRST\_N*. *TCK* clock is not required when the CPU reset occurs, but the bits are still updated to the reset value when the *TCK* applies. The first 5 *TCK* clocks after CPU resets may result in reset of the bits, due to synchronization between clock domains.

					0						0								
31	30 29	28 24	23	22	21	20	19	18	17	16	15	14	13	12	11	4	3	2 0	
Rocc	Psz	Res	VPED	Doze	Halt	PerRst	PRnW	PrAcc	Res	PrRst	ProbEn	ProbTrap	Res	EjtagBrk	Res		DM	Res	

#### Figure 11.19 EJTAG Control Register Format

Fields			Read /	
Name	Bit(s)	Description	Write	Reset State
Rocc	31	Reset OccurredThe bit indicates if a CPU reset has occurred:0: No reset occurred since bit last cleared.1: Reset occurred since bit last cleared.The Rocc bit will keep the 1 value as long as reset is applied.This bit must be cleared by the probe, to acknowledge that the incident was detected.The EJTAG Control register is not updated in the Update-DR state unless Rocc is 0, or written to 0. This is in order to ensure proper handling of processor access.	R/W	1

### Table 11.25 EJTAG Control Register Descriptions

Fie	lds				Read /	
Name	Bit(s)	1		Description	Write	Reset State
Psz[1:0]	30:29	of the Addres	e used in co ss register to	er Size mbination with the lower two address bits o determine the size of a processor access only valid when processor access is pend-	R	Undefined
		PAA[1:0]	Psz[1:0]	Transfer Size		
		00	00	Byte (LE, byte 0; BE, byte 3)		
		01	00	Byte (LE, byte 1; BE, byte 2)		
		10	00	Byte (LE, byte 2; BE, byte 1)		
		11	00	Byte (LE, byte 3; BE, byte 0)		
		00	01	Halfword (LE, bytes 1:0; BE, bytes 3:2)		
		10	01	Halfword (LE, bytes 3:2; BE, bytes 1:0)		
		00	10	Word (LE, BE; bytes 3, 2, 1, 0)		
		00	11	Triple (LE, bytes 2, 1, 0; BE, bytes 3, 2,1)		
		01	11	Triple (LE, bytes 3, 2, 1; BE, bytes 2, 1, 0)		
		All o	thers	Reserved		
		number in a 3	32-bit regist	BE=big endian, the byte# refers to the byte er, where byte 3 = bits 31:24; byte 2 = bits ; byte 0=bits 7:0, independently of the endi-		
Res	28:24	reserved			R	0
VPED	23	VPE Disable EJTAG state 0: VPE is cur 1: VPE is cur	is not valid rently enab	R	1	
Doze	22	Doze state The Doze bit sampled in th 0: CPU not in 1: CPU is in Doze include modes.	e Capture-l n low power low power i	R	0	
Halt	21		value is sar stem clock		R	0

Table 11.25 EJTAG Control Register Descriptions (Conti	nued)

Fields Name Bit/s)			Read /	
Name	Bit(s)	Description	Write	Reset State
PerRst	20	Peripheral Reset When the bit is set to 1, it is only guaranteed that the peripheral reset has occurred in the system when the read value of this bit is also 1. This is to ensure that the setting from the <i>TCK</i> clock domain gets effect in the CPU clock domain, and in peripherals. When the bit is written to 0, then the bit must also be read as 0 before it is guaranteed that the indication is cleared in the CPU clock domain also. This bit controls the <i>EJ_PerRst</i> signal on the core.	R/W	0
PRnW	19	Processor Access Read and Write This bit indicates if the pending processor access is for a read or write transaction, and the bit is only valid while PrAcc is set: 0: Read transaction 1: Write transaction	R	Undefined
PrAcc	18	<ul> <li>Processor Access (PA)</li> <li>Read value of this bit indicates if a Processor Access (PA) to the EJTAG memory is pending:</li> <li>0: No pending processor access</li> <li>1: Pending processor access</li> <li>The probe's software must clear this bit to 0 to indicate the end of the PA. Write of 1 is ignored.</li> <li>A pending Processor Access is cleared when Rocc is set, but another PA may occur just after the reset if a debug exception occurs.</li> <li>Finishing a Processor Access is not accepted while the Rocc bit is set. This is to avoid that a Processor Access occurring after the reset is finished due to indication of a Processor Access that occurred before the reset.</li> <li>The FASTDATA access can clear this bit.</li> </ul>	R/W0	0
Res	17	reserved	R	0
PrRst	16	Processor Reset (Implementation dependent behavior) When the bit is set to 1, then it is only guaranteed that this setting has taken effect in the system when the read value of this bit is also 1. This is to ensure that the setting from the <i>TCK</i> clock domain gets effect in the CPU clock domain, and in peripherals. When the bit is written to 0, then the bit must also be read as 0 before it is guaranteed that the indication is cleared in the CPU clock domain also. This bit controls the <i>EJ_PrRst</i> signal. If the signal is used in the system, then it must be ensured that both the processor and all devices required for a reset are properly reset. Otherwise the system may fail or hang. The bit resets itself, since the EJTAG Control reg- ister is reset by a reset.	R/W	0

Table 11.25 EJTAG Control Register Descriptions (Continued)

Fiel	ds		Read /	
Name	Bit(s)	Description	Write	Reset State
ProbEn	15	<ul> <li>Probe Enable</li> <li>This bit indicates to the CPU if the EJTAG memory is handled by the probe so processor accesses are answered:</li> <li>0: The probe does not handle EJTAG memory transactions</li> <li>1: The probe does handle EJTAG memory transactions</li> <li>1: The probe does handle EJTAG memory transactions</li> <li>It is an error by the software controlling the probe if it sets the Prob-Trap bit to 1, but resets the ProbEn to 0. The operation of the processor is UNDEFINED in this case.</li> <li>The ProbEn bit is reflected as a read-only bit in the ProbEn bit, bit 0, in the Debug Control Register (DCR).</li> <li>The read value indicates the effective value in the DCR, due to synchronization issues between <i>TCK</i> and CPU clock domains; however, it is ensured that change of the ProbEn prior to setting the EjtagBrk bit will have effect for the debug handler executed due to the debug exception.</li> <li>The reset value of the bit depends on whether the EJTAGBOOT indication is given or not:</li> <li>No EJTAGBOOT indication given: 0</li> </ul>	R/W	0 or 1 from EJTAGBOOT
ProbTrap	14	<ul> <li>Probe Trap</li> <li>This bit controls the location of the debug exception vector:</li> <li>0: In normal memory 0xBFC0.0480</li> <li>1: In EJTAG memory at 0xFF20.0200 in dmseg</li> <li>Valid setting of the ProbTrap bit depends on the setting of the</li> <li>ProbEn bit, see comment under ProbEn bit.</li> <li>The ProbTrap should not be set to 1, for debug exception vector in</li> <li>EJTAG memory, unless the ProbEn bit is also set to 1 to indicate that the EJTAG memory may be accessed.</li> <li>The read value indicates the effective value to the CPU, due to synchronization issues between <i>TCK</i> and CPU clock domains; however, it is ensured that change of the ProbTrap bit prior to setting the</li> <li>EjtagBrk bit will have effect for the EjtagBrk.</li> <li>The reset value of the bit depends on whether the EJTAGBOOT indication is given or not:</li> <li>No EJTAGBOOT indication given: 0</li> <li>EJTAGBOOT indication given: 1</li> </ul>	R/W	0 or 1 from EJTAGBOOT
Res	13	reserved	R	0
EjtagBrk	12	EJTAG Break Setting this bit to 1 causes a debug exception to the processor, unless the CPU was in debug mode or another debug exception occurred. When the debug exception occurs, the processor core clock is restarted if the CPU was in low power mode. This bit is cleared by hardware when the debug exception is taken. The reset value of the bit depends on whether the EJTAGBOOT indication is given or not: No EJTAGBOOT indication given: 0 EJTAGBOOT indication given: 1	R/W1	0 or 1 from EJTAGBOOT
Res	11:4	reserved	R	0

Table 11.25 EJTAG Control Register Descriptions (Continued)

Fie	Fields		Read /	
Name	Bit(s)	Description	Write	Reset State
DM	3	Debug Mode This bit indicates the debug or non-debug mode: 0: Processor is in non-debug mode 1: Processor is in debug mode The bit is sampled in the <i>Capture-DR</i> state of the TAP controller.	R	0
Res	2:0	reserved	R	0

Table 11.25 EJTAG Control Register Descriptions (Continued)

## 11.4.3 Processor Access Address Register

The Processor Access Address (*PAA*) register is used to provide the address of the processor access in the dmseg, and the register is only valid when a processor access is pending. The length of the Address register is 32 bits, and this register is selected by shifting in the ADDRESS instruction.


#### 11.4.3.1 Processor Access Data Register

The Processor Access Data (*PAD*) register is used to provide data value to and from a processor access. The length of the Data register is 32 bits, and this register is selected by shifting in the DATA instruction.

The register has the written value for a processor access write due to a CPU store to the dmseg, and the output from this register is only valid when a processor access write is pending. The register is used to provide the data value for a processor access read due to a CPU load or fetch from the dmseg, and the register should only be updated with a new value when a processor access write is pending.

The *PAD* register is 32 bits wide. Data alignment is not used for this register, so the value in the *PAD* register matches data on the internal bus. The undefined bytes for a PA write are undefined, and for a *PAD* read then 0 (zero) must be shifted in for the unused bytes.

The organization of bytes in the *PAD* register depends on the endianess of the core, as shown in Figure 11.20. The endian mode for debug/kernel mode is determined by the state of the *SI\_Endian* input at power-up.



#### Figure 11.20 Endian Formats for the PAD Register

Word is addressed by byte address of least significant byte.

The size of the transaction and thus the number of bytes available/required for the *PAD* register is determined by the Psz field in the *ECR*.

## 11.4.4 Fastdata Register (TAP Instruction FASTDATA)

The width of the Fastdata register is 1 bit. During a Fastdata access, the Fastdata register is written and read, i.e., a bit is shifted in and a bit is shifted out. During a Fastdata access, the Fastdata register value shifted in specifies whether the Fastdata access should be completed or not. The value shifted out is a flag that indicates whether the Fastdata access was successful or not (if completion was requested).

#### Figure 11.21 Fastdata Register Format



Fields			Read /	Power-up
Name	Bits	Description	Write	State
SPrAcc	0	Shifting in a zero value requests completion of the Fastdata access. The PrAcc bit in the EJTAG Control register is overwritten with zero when the access succeeds. (The access succeeds if PrAcc is one and the operation address is in the legal dmseg Fastdata area.) When successful, a one is shifted out. Shifting out a zero indicates a Fastdata access failure. Shifting in a one does not complete the Fastdata access and the PrAcc bit is unchanged. Shifting out a one indicates that the access would have been successful if allowed to complete and a zero indi- cates the access would not have successfully completed.	R/W	Undefined

#### Table 11.26 Fastdata Register Field Description

The FASTDATA access is used for efficient block transfers between dmseg (on the probe) and target memory (on the processor). An "upload" is defined as a sequence of processor loads from target memory and stores to dmseg. A "download" is a sequence of processor loads from dmseg and stores to target memory. The "Fastdata area" specifies the legal range of dmseg addresses (0xFF20.0000 - 0xFF20.000F) that can be used for uploads and downloads. The Data + Fastdata registers (selected with the FASTDATA instruction) allow efficient completion of pending Fastdata area accesses.

During Fastdata uploads and downloads, the processor will stall on accesses to the Fastdata area. The PrAcc (processor access pending bit) will be 1 indicating the probe is required to complete the access. Both upload and download accesses are attempted by shifting in a zero SPrAcc value (to request access completion) and shifting out SPrAcc to see if the attempt will be successful (i.e., there was an access pending and a legal Fastdata area address was used). Downloads will also shift in the data to be used to satisfy the load from dmseg's Fastdata area, while uploads will shift out the data being stored to dmseg's Fastdata area.

As noted above, two conditions must be true for the Fastdata access to succeed. These are:

- PrAcc must be 1, i.e., there must be a pending processor access.
- The Fastdata operation must use a valid Fastdata area address in dmseg (0xFF20.0000 to 0xFF20.000F).

Table 11.27 shows the values of the PrAcc and SPrAcc bits and the results of a Fastdata access. .

Probe Operation	Address Match Check	PrAcc in the Control Register	LSB (SPrAcc) Shifted In	Action in the Data Register	PrAcc Changes to	Lsb Shifted Out	Data Shifted Out
Download	Fails	Х	Х	none	unchanged	0	invalid
using FAST- DATA	Passes	1	1	none	unchanged	1	invalid
		1	0	write data	0 (SPrAcc)	1	valid (previ- ous) data
		0	Х	none	unchanged	0	invalid
Upload using	Fails	Х	Х	none	unchanged	0	invalid
FASTDATA	Passes	1	1	none	unchanged	1	invalid
		1	0	read data	0 (SPrAcc)	1	valid data
		0	Х	none	unchanged	0	invalid

 Table 11.27 Operation of the FASTDATA access

There is no restriction on the contents of the Data register. It is expected that the transfer size is negotiated between the download/upload transfer code and the probe software. Note that the most efficient transfer size is a 32-bit word.

The Rocc bit of the Control register is not used for the FASTDATA operation.

## **11.5 TAP Processor Accesses**

The TAP modules support handling of fetches, loads and stores from the CPU through the dmseg segment, whereby the TAP module can operate like a *slave unit* connected to the on-chip bus. The core can then execute code taken from the EJTAG Probe and it can access data (via a load or store) which is located on the EJTAG Probe. This occurs in a serial way through the EJTAG interface: the core can thus execute instructions e.g. debug monitor code, without occupying the memory.

Accessing the dmseg segment (EJTAG memory) can only occur when the processor accesses an address in the range from 0xFF20.0000 to 0xFF2F.FFFF, the ProbEn bit is set, and the processor is in debug mode (DM=1). In addition the LSNM bit in the CP0 Debug register controls transactions to/from the dmseg.

When a debug exception is taken, while the ProbTrap bit is set, the processor will start fetching instructions from address 0xFF20.0200.

A pending processor access can only finish if the probe writes 0 to PrAcc or by a reset.

### 11.5.1 Fetch/Load and Store From/To the EJTAG Probe Through dmseg

- 1. The internal hardware latches the requested address into the PA Address register (in case of the Debug exception: 0xFF20.0200).
- 2. The internal hardware sets the following bits in the EJTAG Control register: PrAcc = 1 (selects Processor Access operation)

PRnW = 0 (selects processor read operation) Psz[1:0] = value depending on the transfer size

- 3. The EJTAG Probe selects the EJTAG Control register, shifts out this control register's data and tests the PrAcc status bit (Processor Access): when the PrAcc bit is found 1, it means that the requested address is available and can be shifted out.
- 4. The EJTAG Probe checks the PRnW bit to determine the required access.
- 5. The EJTAG Probe selects the PA Address register and shifts out the requested address.
- 6. The EJTAG Probe selects the PA Data register and shifts in the instruction corresponding to this address.
- 7. The EJTAG Probe selects the EJTAG Control register and shifts a PrAcc = 0 bit into this register to indicate to the processor that the instruction is available.
- 8. The instruction becomes available in the instruction register and the processor starts executing.
- 9. The processor increments the program counter and outputs an instruction read request for the next instruction. This starts the whole sequence again.

Using the same protocol, the processor can also execute a load instruction to access the EJTAG Probe's memory. For this to happen, the processor must execute a load instruction (e.g. a LW, LH, LB) with the target address in the appropriate range.

Almost the same protocol is used to execute a store instruction to the EJTAG Probe's memory through dmseg. The store address must be in the range: 0xFF20.0000 to 0xFF2F.FFFF, the ProbEn bit must be set and the processor has to be in debug mode (DM=1). The sequence of actions is found below:

- 1. The internal hardware latches the requested address into the PA Address register
- 2. The internal hardware latches the data to be written into the PA Data register.
- The internal hardware sets the following bits in the EJTAG Control register: PrAcc = 1 (selects Processor Access operation) PRnW = 1 (selects processor write operation) Psz[1:0] = value depending on the transfer size
- 4. The EJTAG Probe selects the EJTAG Control register, shifts out this control register's data and tests the PrAcc status bit (Processor Access): when the PrAcc bit is found 1, it means that the requested address is available and can be shifted out.
- 5. The EJTAG Probe checks the PRnW bit to determine the required access.
- 6. The EJTAG Probe selects the PA Address register and shifts out the requested address.
- 7. The EJTAG Probe selects the PA Data register and shifts out the data to be written.
- 8. The EJTAG Probe selects the EJTAG Control register and shifts a PrAcc = 0 bit into this register to indicate to the processor that the write access is finished.
- 9. The EJTAG Probe writes the data to the requested address in its memory.

10. The processor detects that PrAcc bit = 0, which means that it is ready to handle a new access.

The above examples imply that no reset occurs during the operations, and that Rocc is cleared.

## 11.6 PC Sampling

The PC sampling feature enables sampling of the PC value periodically. This information can be used for statistical profiling of the program akin to gprof. This information is also very useful for detecting hot-spots in the code. PC sampling cannot be turned on or off, that is, the PC value is continually sampled.

The presence or absence of the PC Sampling feature is available in the Debug Control register as bit 9(PCS). The sampled PC values are written into a TAP register. The old value in the TAP register is overwritten by a new value even if this register has not be read out by the debug probe. The sample rate is specified in a manner similar to the PDtrace synchronization period, with three bits. These bits in the Debug Control register are 8:6 and called PCSR (PC Sample Rate). These three bits take the value  $2^5$  to  $2^{12}$  similar to SyncPeriod. Note that the processor samples PC even when it is asleep, that is, in a WAIT state. This permits an analysis of the amount of time spent by a processor in WAIT state which may be used for example to revert to a low power mode during the non-execution phase of a real-time application.

The sampled values includes a new data bit, the PC, the ASID of the sampled PC as well as the Thread Context id if the processor implements the MIPS MT ASE. Figure shows the format of the sampled values in the TAP register PCsample. The new data bit is used by the probe to determine if the PCsample register data just read out is new or already been read and must be discarded.

#### Figure 11.22 TAP Register PCsample Format

48 41	40 33	32 1	0
TC (for MIPS MT processors only)	ASID	PC	New

The sampled PC value is the PC of the graduating instruction in the current cycle. If the processor is stalled when the PC sample counter overflows, then the sampled PC is the PC of the next graduating instruction. The processor continues to sample the PC value even when it is in Debug mode.

## 11.6.1 PC Sampling in Wait State


When the processor is in a WAIT state to save power for example, an external agent might want to know how long it stays in the WAIT state. But counting cycles to update the PC sample value is a waste of power. Hence, when in a WAIT state, the processor must simply switch the New bit to 1 every time it is set to 0 by the probe hardware. Hence, the external agent or probe reading the PC value will detect a WAIT instruction for as long as the processor remains in the WAIT state. When the processor leaves the WAIT state, then counting is resumed as before.

## 11.7 MIPS® Trace

MIPS Trace enables the ability to trace program flow, load/store addresses and load/store data. Several run-time options exist for the level of information which is traced, including tracing only when in specific processor modes (e.g., UserMode or KernelMode). MIPS Trace is an optional block in the 34K core. If MIPS Trace is not implemented, the rest of this chapter is irrelevant. If MIPS Trace is implemented, the *CPO Config3<sub>TL</sub>* bit is set.

The pipeline specific part of MIPS Trace is architecturally specified in the *PDtrace<sup>TM</sup> Interface Specification*. The PDtrace module extracts the trace information from the processor pipeline, and presents it to a pipeline-independent module called the Trace Control Block (TCB). The TCB is specified in the *EJTAG Trace Control Block Specification*. The collective implementation of the two is called *MIPS Trace*.

When MIPS Trace is implemented, the 34K core includes both the PDtrace and the Trace Control Block (TCB) modules. The two modules "talk" to each other on the generic pin-interface called the PDtrace<sup>TM</sup> Interface. This interface is embedded inside the 34K core, and will not be discussed in detail here (read the *PDtrace<sup>TM</sup> Interface Specification* for a detailed description). While working closely together, the two parts of MIPS Trace are controlled separately by software. Figure 11.23 shows an overview of the MIPS Trace modules within the core.



#### Figure 11.23 MIPS® Trace Modules in the 34K<sup>™</sup> Core

To some extent, the two modules both provide similar trace control features, but the access to these features is quite different. The PDtrace controls can only be reached through access to CP0 registers. The TCB controls can only be reached through EJTAG TAP access. The TCB can then control what is traced through the PDtrace<sup>TM</sup> Interface.

Before describing the MIPS Trace implemented in the 34K core, some common terminology and basic features are explained. The remaining sections of this chapter will then provide a more thorough explanation.

#### 11.7.1 Processor Modes

Tracing can be enabled or disabled based on various processor modes. This section precisely describes these modes. The terminology is then used elsewhere in the document.

### 11.7.2 Software Versus Hardware Control

In some of the specifications and in this text, the terms "software control" and "hardware control" are used to refer to the method for how trace is controlled. Software control is when the CP0 register *TraceControl* is used to select the modes to trace, etc. Hardware control is when the EJTAG register *TCBCONTROLA* in the TCB, via the PDtrace interface, is used to select the trace modes. The *TraceControl*.*TS* bit determines whether software or hardware control is active. Even in Software control mode, Trace logic will need TCK to toggle atleast once before it is turned on.

It is assumed that EJTAG probe will be connected while using Trace and probe reset sequence would toggle TCK. In order to extract Trace data out of TCB, TCBCONTROLB.En should be set to 1 even in "software control" mode.

## **11.7.3 Trace Information**

The main object of trace is to show the exact program flow from a specific program execution or just a small window of the execution. In MIPS Trace this is done by providing the minimal cycle-by-cycle information necessary on the PDtrace<sup>TM</sup> interface for trace regeneration software to reproduce the trace. The following is a summary of the type of information traced:

- Only instructions which complete at the end of the pipeline are traced, and indicated with a completion-flag. The PC is implicitly pointing to the next instruction.
- Load instructions are indicated with a load-flag.
- Store instructions are indicated with a store-flag<sup>1</sup>.
- Taken branches are indicated with a branch-taken-flag on the target instruction.
- New PC information for a branch is only traced if the branch target is unpredictable from the static program image.
- When branch targets are unpredictable, only the delta value from current PC is traced, if it is dynamically determined to reduce the number of bits necessary to indicate the new PC. Otherwise the full PC value is traced.
- When a completing instruction is executed in a different processor mode from the previous one, the new processor mode is traced.
- The first instruction is always traced as a branch target, with processor mode and full PC.
- Periodic synchronization instructions are identified with a sync-flag, and traced with the processor mode and full PC.

All the instruction flags above are combined into one 3-bit value, to minimize the bit information to trace. The possible processor modes are explained in Section 11.7.1 "Processor Modes".

The target address is statically predictable for all branch and all jump-immediate instructions. If the branch is taken, then the branch-taken-flag will indicate this. All jump-register instructions and ERET/DERET are instructions which have an unpredictable target address. These will have full/delta PC values included in the trace information. Also treated as unpredictable are PC changes which occur due to exceptions, such as an interrupt, reset, etc.

Trace regeneration software is required to know the static program image in memory, in order to reproduce the dynamic flow with the above information. But this is usually not a problem. Only the virtual value of the PC is used. Physical memory location will typically differ.

It is possible to turn on PC delta/full information for all branches, but this should not normally be necessary. As a safety check for trace regeneration software, a periodic synchronization with a full PC is sent. The period of this synchronization is cycle based and programmable.

<sup>1.</sup> A SC (Store Conditional) instruction is not flagged as a store instruction if the load-locked bit prevented the actual store.

# 11.7.4 Load/Store Address and Data Trace Information

In addition to PC flow, it is possible to get information on the load/store addresses, as well as the data read/written. When enabled, the following information is optionally added to the trace.

- When load-address tracing is on, the full load address of the first load instruction is traced (indicated by the load-flag). For subsequent loads, a dynamically-determined delta to the previous load address is traced to compress the information which must be sent.
- When store-address tracing is on, the full store address of the first store instruction is traced (indicated by the store-flag). For subsequent stores, a dynamically-determined delta to the previous store address is traced.
- When load-data tracing is on, the full load data read by each load instruction is traced (indicated by the load-flag). Only actual read bytes are traced.
- When store-data tracing is on, the full store data written by each store instruction is traced (indicated by the store-flag). Only written bytes are traced.

After each synchronization instruction, the first load address and the first store address following this are both traced with the full address if load/store address tracing is enabled.

### 11.7.5 Programmable Processor Trace Mode Options

To enable tracing, a global Trace On signal must be set. When trace is on, it is possible to enable tracing in any combination of the processor modes described in Section 11.7.1 "Processor Modes". In addition to this, trace can be turned on globally for all process, or only for specific processes by tracing only specific masked values of the ASID found in *EntryHi*<sub>ASID</sub>.

Additionally, an EJTAG Simple Break trigger point can override the processor mode and ASID selection and turn them all on. Another trigger point can disable this override again.

### 11.7.6 Programmable Trace Information Options

The processor mode changes are always traced:

- On the first instruction.
- On any synchronization instruction.
- When the mode changes and either the previous or the current processor mode is selected for trace.

The amount of extra information traced is programmable to include:

- PC information only.
- PC and cross product of load/store address/data

If the full internal state of the processor is known prior to trace start, PC and load data are the only information needed to recreate all register values on an instruction by instruction basis.

### 11.7.6.1 User Data Trace

In addition to the above, a special CP0 register, *UserTraceData*, can generate a data trace. When this register is written, and the global Trace On is set, then the 32-bit data written is put in the trace as special User Data information.

Remark: The User Data is sent even if the processor is operating in an un-traced processor mode.

# 11.7.7 Enable Trace to Probe On-chip Memory

When trace is On, based on the options listed in Section 11.7.5 "Programmable Processor Trace Mode Options", the trace information is continuously sent on the PDtrace<sup>TM</sup> interface to the TCB. The TCB must, however, be enabled to transmit the trace information to the Trace probe or to on-chip trace memory, by having the *TCBCONTROLB*<sub>EN</sub> bit set. It is possible to enable and disable the TCB in two ways:

- Set/clear the  $TCBCONTROLB_{EN}$  bit via an EJTAG TAP operation.
- Initialize a TCB trigger to set/clear the *TCBCONTROLB*<sub>EN</sub> bit.

# 11.7.8 TCB Trigger

The TCB can optionally include 0 to 8 triggers. A TCB trigger can be programmed to fire from any combination of:

- Probe Trigger Input to the TCB.
- Chip-level Trigger Input to the TCB.
- Processor entry into DebugMode.

When a trigger fires it can be programmed to have any combination of actions:

- Create Probe Trigger Output from TCB.
- Create Chip-level Trigger Output from TCB.
- Set, clear, or start countdown to clear the TCBCONTROLB<sub>EN</sub> bit (start/end/about trigger).
- Put an information byte into the trace stream.

# 11.7.9 Cycle-by-Cycle Information

All of the trace information listed in Section 11.7.3 "Trace Information" and Section 11.7.4 "Load/Store Address and Data Trace Information", will be collected from the PDtrace<sup>TM</sup> interface by the TCB. The trace will then be compressed and aligned to fit in 64 bit trace words, with no loss of information. It is possible to exclude/include the exact cycle-by-cycle relationship between each instruction. If excluded, the number of bits required in the trace information from the TCB is reduced, and each trace word will only contain information from completing instructions.

### 11.7.10 Trace Message Format

The TCB collects trace information every cycle from the PDtrace<sup>™</sup> interface. This information is collected into six different Trace Formats (TF1 to TF6). One important feature is that all Trace Formats have at least one non-zero bit.

# 11.7.11 Trace Word Format

After the PDtrace<sup>™</sup> data has been turned into Trace Formats, the trace information must be streamed to either on-chip trace memory or to the trace probe. Each of the major Trace Formats are of different size. This complicates how to store this information into an on-chip memory of fixed width without too much wasted space. It also complicates how to transmit data through a fixed-width trace probe interface to off-chip memory. To minimize memory overhead and or bandwidth-loss, the Trace Formats are collected into Trace Words of fixed width.

A Trace Word (TW) is defined to be 64 bits wide. An empty/invalid TW is built of all zeros. A TW which contains one or more valid TF's is guaranteed to have a non-zero value on one of the four least significant bits [3:0]. During operation of the TCB, each TW is built from the TF's generated each clock cycle. When all 64 bits are used, the TW is full and can be sent to either on-chip trace memory or to the trace probe.

# 11.8 PDtrace<sup>™</sup> Registers (Software Control)

The CP0 registers associated with PDtrace are listed in Table 11.28 and described in Chapter 7, "CP0 Registers of the 34K<sup>™</sup> Core"

Register Number	Sel	Register Name	Reference
23	1	TraceControl	Section 7.2.46 "Trace Control Register (CP0 Register 23, Select 1)"
23	2	TraceControl2	Section 7.2.47 "Trace Control2 Register (CP0 Register 23, Select 2)"
23	3	UserTraceData	Section 7.2.48 "User Trace Data Register (CP0 Register 23, Select 3)"
23	4	TraceBPC	Section 7.2.49 "TraceIBPC Register (CP0 Register 23, Select 4)"

Table 11.28 A List of Coprocessor 0 Trace Registers

# 11.9 Trace Control Block (TCB) Registers (Hardware Control)

The TCB registers used to control its operation are listed in Table 11.29 and Table 11.30. These registers are accessed via the EJTAG TAP interface.

EJTAG Register	Name	Description	Implemented
0x10	TCBCONTROLA	Control register in the TCB mainly used for controlling the trace input signals to the core on the PDtrace interface. See Section 11.9.1 "TCBCONTROLA Register".	Yes
0x11	TCBCONTROLB	Control register in the TCB that is mainly used to specify what to do with the trace information. The REG [25:21] field in this register specifies the number of the TCB internal register accessed by the TCBDATA register. A list of all the registers that can be accessed by the TCBDATA register is shown in Table 11.30. See Section 11.9.2 "TCBCONTROLB Register".	Yes
0x12	TCBDATA	This is used to access registers specified by the REG field in the TCB-CONTROLB register. See Section 11.9.3 "TCBDATA Register".	Yes
0x13	TCBCONTROLC	Control Register in the TCB used to control and hold tracing information. See Section 11.9.4 "TCBCONTROLC Register".	Yes

### Table 11.29 TCB EJTAG Registers

TCBCONTROLB <sub>REG</sub> field	Name	Reference	Implemented
0	TCBCONFIG	Section 11.9.5 "TCBCONFIG Register (Reg 0)"	Yes
4	TCBTW	Section 11.9.6 "TCBTW Register (Reg 4)"	Yes
5	TCBRDP	Section 11.9.7 "TCBRDP Register (Reg 5)"	if on-chip memory exists.
6	TCBWRP	Section 11.9.8 "TCBWRP Register (Reg 6)"	Otherwise No
7	TCBSTP	Section 11.9.9 "TCBSTP Register (Reg 7)"	
16-23	TCBTRIGx	Section 11.9.10 "TCBTRIGx Register (Reg 16-23)"	Only the number indicated by <i>TCBCONFIG</i> <sub>TRIG</sub> are implemented.

### Table 11.30 Registers Selected by TCBCONTROLB<sub>REG</sub>

# 11.9.1 TCBCONTROLA Register

The TCB is responsible for asserting or de-asserting the trace input control signals on the PDtrace interface to the core's tracing logic. Most of the control is done using the *TCBCONTROLA* register.

The TCBCONTROLA register is written by an EJTAG TAP controller instruction, TCBCONTROLA (0x10).

The format of the TCBCONTROLA register is shown below, and the fields are described in Table 11.31.

Figure 11.24 TCBCONTROLA Register Format																					
31		26	25	24	23	22	20	19	18	17	16	15	14	13	12	5	4	3	2	1	0
	0		VM	odes	ADW	Sy	P	TB	Ю	D	E	S	K	U	ASID		G	TFCR	TLSM	TIM	On

### Table 11.31 TCBCONTROLA Register Field Descriptions

Fie	lds			Read /	
Name	Bits		Description	Write	Reset State
0	31:26	Reserved. Mu	st be written as zero; returns zero on read.	R	0
VModes	25:24	cessor, as follo		R	10
		Encoding	Meaning		
		00	PC tracing only		
		01	PC and Load and store address tracing only		
		10	PC, load and store address, and load and store data.		
		11	Reserved		
		This field is p	reset to the value of PDO_ValidModes.		
ADW	23		s width. AD bus is 16 bits wide. AD bus is 32 bits wide.	R	1

Fie	lds			Read /	
Name	Bits	Description		Write	Reset State
SyP	22:20	Used to indicate the synchronization period. The period (in cycles) between which the periodi information is to be sent is defined as shown in th		R/W	000
		SyP Sync Period			
		000 2 <sup>5</sup>	=		
		001 26	-		
		010 27	-		
		011 2 <sup>8</sup>			
		100 29			
		101 2 <sup>10</sup>			
		110 2 <sup>11</sup>			
		111 2 <sup>12</sup>			
		This field defines the value on the PDI_SyncPer			
TB	19	Trace All Branches. When set to one, this field in core must trace either full or incremental PC valu When set to zero, only the unpredictable branche This field defines the value on the <i>PDI_TraceAll</i> .	es for all branches. s are traced.	R/W	Undefined
ΙΟ	18	Inhibit Overflow. This bit is used to indicate to the that slow but complete tracing is desired. Hence, logic must not allow a FIFO overflow and discard achieved by stalling the pipeline when the FIFO i no trace records are ever lost. This field defines the value on the <i>PDI_InhibitO</i>	the core tracing I trace data. This is s nearly full so that	R/W	Undefined
D	17	When set to one, this enables tracing in Debug m DM bit is one in the <i>Debug</i> register. For trace to be mode, the On bit must be one and either the G bit current process must match the ASID field in this When set to zero, trace is disabled in Debug mod other bits. This field defines the value on the <i>PDI_DM</i> signa	e enabled in Debug must be one, or the s register. e, irrespective of	R/W	Undefined
Е	16	This controls when tracing is enabled. When set, when either of the EXL or ERL bits in the <i>Status</i> vided that the On bit (bit 0) is also set, and either the current process ASID matches the ASID field This field defines the value on the <i>PDI_E</i> signal.	register is one, pro- the G bit is set, or l in this register.	R/W	Undefined
S	15	When set, this enables tracing when the core is ir as defined in the MIPS32 or MIPS64 architecture is provided the On bit (bit 0) is also set, and either the current process ASID matches the ASID field This field defines the value on the <i>PDI_S</i> signal.	specification. This r the G bit is set, or l in this register.	R/W	Undefined

# Table 11.31 TCBCONTROLA Register Field Descriptions (Continued)

Fie	lds		Read /	
Name	Bits	Description	Write	Reset State
K	14	When set, this enables tracing when the On bit is set and the core is in Kernel mode. Unlike the usual definition of Kernel Mode, this bit enables tracing only when the ERL and EXL bits in the <i>Status</i> regis- ter are zero. This is provided the On bit (bit 0) is also set, and either the G bit is set, or the current process ASID matches the ASID field in this register. This field defines the value on the <i>PDI_K</i> signal.	R/W	Undefined
U	13	When set, this enables tracing when the core is in User mode as defined in the MIPS32 or MIPS64 architecture specification. This is provided the On bit (bit 0) is also set, and either the G bit is set, or the current process ASID matches the ASID field in this register. This field defines the value on the <i>PDI_U</i> signal.	R/W	Undefined
ASID	12:5	The ASID field to match when the G bit is zero. When the G bit is one, this field is ignored. This field defines the value on the <i>PDI_ASID</i> signal.	R/W	Undefined
G	4	When set, this implies that tracing is to be enabled for all processes, provided that other enabling functions (like U, S, etc.,) are also true. This field defines the value on the <i>PDI_G</i> signal.	R/W	Undefined
TFCR	3	When set, this indicates to the PDtrace interface that complete infor- mation about instruction if it can be a function call or return should be traced, that is signal <i>PDI_TraceFuncCR</i> is asserted as long as this value is set to 1. It also indicates to the TCB that the optional Fcr bit must be traced in the appropriate trace formats	R/W	Undefined
TLSM	2	When set, this indicates to the PDtrace interface that complete infor- mation about Load and Store data cache miss should be traced, that is signal <i>PDI_TraceLSMiss</i> is asserted as long as this value is set to 1. It also indicates to the TCB that the optional LSm bit must be traced in the appropriate trace formats.	R/W	Undefined
TIM	1	When set, this indicates to the PDtrace interface that complete infor- mation about instruction cache miss should be traced, that is signal <i>PDI_TraceIMiss</i> is asserted as long as this value is set to 1. It also indicates to the TCB that the optional Im bit must be traced in the appropriate trace formats.	R/W	Undefined
On	0	R/W	0	

Table 11.31 TCBCONTROLA Register Field Descriptions (Continued)

# 11.9.2 TCBCONTROLB Register

The TCB includes a second control register, TCBCONTROLB (0x11). This register generally controls what to do with the trace information received.

The format of the *TCBCONTROLB* register is shown below, and the fields are described in Table 11.32.

	rigure 11.25 TOBOONTKOLD Register Tomat																							
31	30	28	27	26	25	21	20	19	17	16	15	14	13	12	11	10	8	7	6	3	2	1	0	
WE	(	)	TWSrc	Width	REG		WR	0	)	RM	TR	BF	T	M	TLSIF	CR	2	Cal	TWS	rcVal	CA	OfC	EN	

### Figure 11.25 TCBCONTROLB Register Format

### Table 11.32 TCBCONTROLB Register Field Descriptions

Fields Name Bits WE 31	lds		Read /	
Name	Bits	Description	Write	Reset State
WE	31	Write Enable. Only when set to 1 will the other bits be written in <i>TCBCONTROLB</i> . This bit will always read 0.	R	0
0	30:28	Reserved. Must be written as zero; returns zero on read.	R	0
TWSrc- Width	27:26	Used to indicate the number of bits used in the source field of the Trace Word, this is a configuration option of the core that cannot be modified by software. 00 - zero source field width 01 - two bit source field width 10 - four bit source field width 11 - reserved for future use This field can either be 00 or 01 for the 34K core.	R	00
REG	25:21	Register select: This field select the registers accessible through the <i>TCBDATA</i> register. Legal values are shown in Table 11.30.	R/W	0
WR	20	Write Registers: When set, the register selected by REG field is read and written when <i>TCBDATA</i> is accessed. Otherwise the selected register is only read.	R/W	0
0	19:17	Reserved. Must be written as zero; returns zero on read.	R	0
RM	16	Read on-chip trace memory. When written to 1, the read address-pointer of the on-chip memory is set to point to the oldest memory location written since the last reset of pointers. Subsequent access to the <i>TCBTW</i> register (through the <i>TCBDATA</i> register), will automatically increment the read pointer ( <i>TCBRDP</i> register) after each read. [Note: The read pointer does not auto-incre- ment if the WR field is one.] When the write pointer is reached, this bit is automatically reset to 0, and the <i>TCBTW</i> register will read all zeros. Once set to 1, writing 1 again will have no effect. The bit is reset by setting the TR bit or by reading the last Trace word in <i>TCBTW</i> . This bit is reserved if on-chip memory is not implemented.	R/W1	0
TR	15	Trace memory reset. When written to one, the address pointers for the on-chip trace mem- ory are reset to zero. Also the RM bit is reset to 0. This bit is automatically de-asserted back to 0, when the reset is completed. This bit is reserved if on-chip memory is not implemented.	R/W1	0
BF	14	R	0	

Fie	lds		Read /	
Name	Bits	Description	Write	Reset State
TM	13:12	Trace Mode. This field determines how the trace memory is filled when using the simple-break control in the PDtrace <sup>™</sup> interface to start or stop trace.	R/W	0
		TM Trace Mode		
		00 Trace-To		
		01 Trace-From		
		10 Reserved		
		11 Reserved		
		<ul> <li>wrapping around and overwriting older Trace Words, as long as there is trace data coming from the core.</li> <li>In Trace-From mode, the on-chip trace memory is filled from the point that <i>PDO_lamTracing</i> is asserted, and until the on-chip trace memory is full.</li> <li>In both cases, de-asserting the EN bit in this register will also stop fill to the trace memory.</li> <li>If a <i>TCBTRIGx</i> trigger control register is used to start/stop tracing, then this field should be set to Trace-To mode.</li> <li>This bit is reserved if on-chip memory is not implemented.</li> </ul>		
TLSIF	11	When set, this indicates to the TCB that information about Load and Store data cache miss, instruction cache miss, and function call are to be taken from the PDtrace interface and trace them out in the appropriate trace formats as the three optional bits LSm, Im, and Fcr.	R/W	0
CR	10:8	Off-chip Clock Ratio. Writing this field, sets the ratio of the core clock to the off-chip trace memory interface clock. The clock-ratio encoding is shown in Table 11.33. <b>Remark:</b> As the Probe interface works in double data rate (DDR) mode, a 1:2 ratio indicates one data packet sent per core clock rising edge. This bit is reserved if off-chip trace option is not implemented.	R/W	100

Table 11.32 TCBCONTROLB Register Field Descriptions (Continued)

Field	ds								Read /	
Name	Bits	-	Description							Reset State
Cal	7	If set to one, the off-	chip tr race cl ted for	race j ock o r eacl	pins v cycles h set (	s. If n of 4 p	nore i pins. '	han 4 data pins exist, Γhe pattern repeats	R/W	0
				Cal	ibratio	ns pat	ttern			
				3	2	1	0			
				0	0	0	0			
				1	1	1	1			
				0	0	0	0			
			4 bits	0	1	0	1			
			svery	1	0	1	0			
			This pattern is replicated for every 4 bits of TR_DATA pins.	1	0	0	0			
			DATA	0	1	0	0			
			n is replicated for of TR_DATA pins	0	0	1	0			
			attern	0	0	0	1			
			This p	1	1	1	0			
				1	1	0	1			
				1	0	1	1			
				0	1	1	1			
		Note: The clock sou	rce of	the 7	Г ГСВ а	and P	IB m	ust be running.		
		This bit is reserved i		-		-		-		
TWSrcVal	6:3	will be traced if TW	SrcWi	dth i	ndica	tes a	sourc	TW source field that we bit field width of 2 y bits 4:3 of this field	R	0
CA	2	When set to 1, the tr When set to 0, the tr bit zero from all tran The stall information	If set to 1, trace is sent to off-chip memory using <i>TR_DATA</i> pins. If set to 0, trace info is sent to on-chip memory. This bit is read only if a single memory option exists (either off-chip					R/W	0	
OfC	1	If set to 0, trace info						γ.	R/W	Preset

Table 11.32 TCBCONTROLB	<b>Reaister Field</b>	Descriptions	(Continued)
			( • • • • • • • • • • • • • • • • • • •

Fie	lds		Read /	
Name	Bits	Description	Write	Reset State
EN	0	Enable trace. This is the master enable for trace to be generated from the TCB. This bit can be set or cleared, either by writing this register or from a start/stop/about trigger. When set to 1, trace information is sampled on the <i>PDO_*</i> pins. Trace Words are generated and sent to either on-chip memory or to the Trace Probe. The target of the trace is selected by the OfC bit. When set to 0, trace information on the <i>PDO_*</i> pins is ignored. A potential TF6-stop (from a stop trigger) is generated as the last infor- mation, the TCB pipe-line is flushed, and trace output is stopped.	R/W	0

Table 11.32 TCBCONTROLB Register Field Descriptions (Continued)

CR/CRMin/CRMax	Clock Ratio
000	8:1 (Trace clock is eight times that of core clock)
001	4:1 (Trace clock is four times that of core clock)
010	2:1 (Trace clock is double that of core clock)

1:1 (Trace clock is same as core clock)

1:2 (Trace clock is one half of core clock)1:4 (Trace clock is one fourth of core clock)

1:6 (Trace clock is one sixth of core clock)

1:8 (Trace clock is one eighth of core clock)

### Table 11.33 Clock Ratio encoding of the CR field

# 11.9.3 TCBDATA Register

011

100

101

110 111

The *TCBDATA* register (0x12) is used to access the registers defined by the *TCBCONTROLB*<sub>REG</sub> field; see Table 11.30. Regardless of which register or data entry is accessed through *TCBDATA*, the register is only written if the *TCBCONTROLB*<sub>WR</sub> bit is set. For read-only registers, the *TCBCONTROLB*<sub>WR</sub> is a don't care.

The format of the *TCBDATA* register is shown below, and the field is described in Table 11.34. The width of *TCBDATA* is 64 bits when on-chip trace words (TWs) are accessed (*TCBTW* access).

Figure 11.26	<b>TCBDATA</b>	Register	Format
--------------	----------------	----------	--------

31(63) 0 Data

Fie	lds					
Names	Bits	Description	Read/Write	Reset State		
Data	31:0 63:0	Register fields or data as defined by the <i>TCBCONTROLB</i> <sub>REG</sub> field	Only writable if TCBCONTROLB <sub>WR</sub> is set	0		

### Table 11.34 TCBDATA Register Field Descriptions

# 11.9.4 TCBCONTROLC Register

The trace output from the processor on the PDtrace interface can be controlled by the trace input signals to the processor from the TCB. The TCB uses a control register, TCBCONTROLC, whose values are used to change the signal values on the PDtrace input interface. External software (i.e., debugger), can therefore manipulate the trace output by writing the TCBCONTROLC register.

The TCBCONTROLC register is written by an EJTAG TAP controller instruction, TCBCONTROLC (0x13).

The format of the *TCBCONTROLC* register is shown below, and the fields are described in Table 11.31.

### Figure 11.27 TCBCONTROLC Register Format

31	28	27	23	22	21	1	15	14	13	12	9	8	5	4	2	1	0
R	es		Mode	CPUvalid		Res		CPUid	TCvalid	Res		TC	num	TCł	oits	MTtraceType	MTtraceTC

### Table 11.35 TCBCONTROLC Register Field Descriptions

Fie	lds					Read /	
Name	Bits			Description		Write	Reset State
Res	31:28	Reserved read.	d for future	use. Must be written as zero; returns zero	oon	0	0
Mode27:23When tracing is turned on, this signal specifies what information is to be traced by the core. It uses 5 bits, where each bit turns on a trac- ing of a specific tracing mode.							0
			Bit # Set	Trace The Following			
			0	PC			
			1	Load address			
			2	Store address			
			3	Load data			
			4				
		1. If the umn two On the 3 value on	e shows what correspondit is not trace 4K core PC bit 23. d defines the				

Fiel	lds		Read /	
Name	Bits	Description	Write	Reset State
CPUvalid	22	This bit enables VPE based tracing. This bit is ignored if TCvalid field is set 0: Instructions for all VPEs are traced 1: Instructions from only one VPE specified in CPUId field are traced This field defines the value on the PDI_CPUIdValid signal	R/W	0
Res	21:15	Reserved for future use.	R/W	0
CPUId	14	This bit indicates the value of the VPEid to be traced if CPUValid field is set 0: Instructions from VPE0 are traced 1: Instructions from VPE1 are traced This field defines the value on the PDI_CPUId signal	R/W	Undefined
TCvalid	13	This bit enables TC based tracing 0: Instructions are traced based on CPUValid/CPUId settings 1: Instructions from only one TC specified in TCnum field are traced This field defines the value on the PDI_TCNumValid	R/W	0
Res	12:9	Reserved for future use.	R/W	Undefined
TCnum	8:5	This field indicates the value of the TC to be traced if TCvalid is set This field defines the value on the PDI_TCNum signal	R/W	Undefined
TCbits	4:2	This value is used by the TCB to determine the number of bits needed to represent TC value in a Trace Format(TF). Returns 3 on reads indicating 4 bits are needed to represent 9 TC value.	R	Preset
MTtrace- Type	1	This bit indicates the type of implemented multi-threading 0: Fine grained, i.e., switch threads every cycle. If MTtraceTC field is set then each Trace format is augmented by TC information 1: Coarse-grained, also known as block multi-threading. If MTtraceTC field is set then TF7 is used and each TF is not aug- mented. Returns 0 on read indicating that processor may switch threads every cycle if needed.	0	Preset
MTtraceT C	0	This bit controls TC value tracing. 0: TC value is not traced 1: TC value is tracing by augmenting TCId on each Trace format	R/W	Undefined

Table 11.35 TCBCONTROLC Register Field Descriptions (Continued)

# 11.9.5 TCBCONFIG Register (Reg 0)

The TCBCONFIG register holds information about the hardware configuration of the TCB. The format of the TCBCONFIG register is shown below, and the field is described in Table 11.36.

	Figure 11.28 TCBCONFIG Register Format																					
31	30		25	24	21	20		17	16	14	1	13	11	10	9	8	6	5	4	3		0
CF1		0			TRIG		SZ		CR	RMax		CRM	/lin	P١	N	Pi	iN	OnT	OfT		REV	

#### ----14 29 TORCONELO DA

Fie	lds		Read /			
Name	Bits	Description	Write	Reset State		
CF1	31	This bit is set if a <i>TCBCONF/G1</i> register exists. In this revision, <i>TCBCONF/G1</i> does not exist and this bit always reads zero.	R	0		
0	30:25	Reserved. Must be written as zero; returns zero on read.	R	0		
TRIG	24:21	Number of triggers implemented. This also indicates the number of <i>TCBTRIGx</i> registers that exist.	R	Preset Legal values are 0 - 8		
SZ	20:17	On-chip trace memory size. This field holds the encoded size of the on-chip trace memory. The size in bytes is given by 2 <sup>(SZ+8)</sup> , implying that the minimum size is 256 bytes and the largest is 8Mb. This bit is reserved if on-chip memory is not implemented.	R	Preset		
CRMax	16:14	Off-chip Maximum Clock Ratio. This field indicates the maximum ratio of the core clock to the off-chip trace memory interface clock. The clock-ratio encoding is shown in Table 11.33. This bit is reserved if off-chip trace option is not implemented.	R	Preset		
CRMin	13:11	Off-chip Minimum Clock Ratio. This field indicates the minimum ratio of the core clock to the off-chip trace memory interface clock. The clock-ratio encoding is shown in Table 11.33. This bit is reserved if off-chip trace option is not implemented.	R	Preset		
PW	10:9	Probe Width: Number of bits available on the off-chip trace interface $TR\_DATA$ pins. The number of TR_DATA pins is encoded, as shown in the table.	R	Preset		
		PW         Number of bits used on TR_DATA				
		00 4 bits				
		01 8 bits				
		10 16 bits				
		11 reserved				
		This field is preset based on input signals to the TCB and the actual capability of the TCB. This bit is reserved if off-chip trace option is not implemented.				
PiN	8:6	Pipe number. Indicates the number of execution pipelines.	R	0		
OnT	5	When set, this bit indicates that on-chip trace memory is present. This bit is preset based on the selected option when the TCB is implemented.	R	Preset		
OfT	4	When set, this bit indicates that off-chip trace interface is present. This bit is preset based on the selected option when the TCB is implemented, and on the existence of a PIB module ( <i>TC_PibPresent</i> asserted).	R	Preset		
REV	3:0	Revision of TCB. An implementation that conforms to PDtrace version 4.x must has a value of 1 for this field.	R	1		

# 11.9.6 TCBTW Register (Reg 4)

The *TCBTW* register is used to read Trace Words from the on-chip trace memory. The TW read is the one pointed to by the *TCBRDP* register. A side effect of reading the *TCBTW* register is that the *TCBRDP* register increments to the next TW in the on-chip trace memory. If *TCBRDP* is at the max size of the on-chip trace memory, the increment wraps back to address zero.

This register is reserved if on-chip trace memory is not implemented.

The format of the *TCBTW* register is shown below, and the field is described in Table 11.37.

### Figure 11.29 TCBTW Register Format

63	0
Data	

### Table 11.37 TCBTW Register Field Descriptions

Fie	lds		Read /	
Names	Bits	Description	Write	Reset State
Data	63:0	Trace Word	R/W	0

# 11.9.7 TCBRDP Register (Reg 5)

The *TCBRDP* register is the address pointer to on-chip trace memory. It points to the TW read when reading the *TCBTW* register. When writing the *TCBCONTROLB*<sub>RM</sub> bit to 1, this pointer is reset to the current value of *TCBSTP*.

This register is reserved if on-chip trace memory is not implemented.

The format of the *TCBRDP* register is shown below, and the field is described in Table 11.38. The value of n depends on the size of the on-chip trace memory. As the address points to a 64-bit TW, lower three bits are always zero.

### Figure 11.30 TCBRDP Register Format

31	n+1	n	0
		Address	

### Table 11.38 TCBRDP Register Field Descriptions

Fie	lds		Read /	
Names	Bits	Description	Write	Reset State
Data	31:(n+1)	Reserved. Must be written zero, reads back zero.	0	0
Address	n:0	Byte address of on-chip trace memory word.	R/W	0

# 11.9.8 TCBWRP Register (Reg 6)

The *TCBWRP* register is the address pointer to on-chip trace memory. It points to the location where the next new TW for on-chip trace will be written.

This register is reserved if on-chip trace memory is not implemented.

The format of the *TCBWRP* register is shown below, and the fields are described in Table 11.39. The value of n depends on the size of the on-chip trace memory. As the address points to a 64-bit TW, the lower three bits are always zero.

### Figure 11.31 TCBWRP Register Format

31 n	n+1	n	0
		Address	

### Table 11.39 TCBWRP Register Field Descriptions

Fie	lds		Read /	
Names	Bits	Description	Write	Reset State
Data	31:(n+1)	Reserved. Must be written zero, reads back zero.	0	0
Address n:0		Byte address of on-chip trace memory word.	R/W	0

# 11.9.9 TCBSTP Register (Reg 7)

The *TCBSTP* register is the start pointer register. This register points to the on-chip trace memory address at which the oldest TW is located. This pointer is reset to zero when the *TCBCONTROLB*<sub>TR</sub> bit is written to 1. If a continuous trace to on-chip memory wraps around the on-chip memory, *TSBSTP* will have the same value as *TCBWRP*.

This register is reserved if on-chip trace memory is not implemented.

The format of the *TCBSTP* register is shown below, and the fields are described in Table 11.40. The value of n depends on the size of the on-chip trace memory. As the address points to a 64-bit TW, lower three bits are always zero.

### Figure 11.32 TCBSTP Register Format

31	n+1	n	0
		Address	

### Table 11.40 TCBSTP Register Field Descriptions

Fie	lds		Read /	
Names	Bits	Description	Write	Reset State
Data	31:(n+1)	Reserved. Must be written zero, reads back zero.	0	0
Address	n:0	Byte address of on-chip trace memory word.	R/W	0

# 11.9.10 TCBTRIGx Register (Reg 16-23)

Up to eight Trigger Control registers are possible. Each register is named *TCBTR/Gx*, where *x* is a single digit number from 0 to 7 (*TCBTR/G0* is Reg 16). The actual number of trigger registers implemented is defined in the *TCBCONF/G*<sub>TRIG</sub> field. An unimplemented register will read all zeros and writes are ignored.

Each Trigger Control register controls when an associated trigger is fired, and the action to be taken when the trigger occurs. Please also read Section 11.11 "TCB Trigger Logic", for detailed description of trigger logic issues.

The format of the TCBTR/Gx register is shown below, and the fields are described in Table 11.41.

#### Figure 11.33 TCBTRIGx Register Format

31	24	23	22	16	15	14	13	7	6	5	4	3 2	1	0
TCBinfo		Trace	0		CHTro	PDTro		0	DM	CHTri	PDTri	Туре	FO	TR

### Table 11.41 TCBTRIGx Register Field Descriptions

Fie	lds		Read /	
Names	Bits	Description	Write	Reset State
TCBinfo	31:24	TCBinfo to be used in a possible TF6 trace format when this trigger fires.	R/W	0
Trace	23	When set, generate TF6 trace information when this trigger fires. Use TCBinfo field for the TCBinfo of TF6 and use Type field for the two MSB of the TCBtype of TF6. The two LSB of TCBtype are 00. The write value of this bit always controls the behavior of this trig- ger. When this trigger fires, the read value will change to indicate if the TF6 format was ever suppressed by a simultaneous trigger. If so, the read value will be 0. If the write value was 0, the read value is always 0. This special read value is valid until the <i>TCBTRIGx</i> regis- ter is written.	R/W	0
0	22:16	Reserved. Must be written as zero; returns zero on read.	R	0
CHTro	15	When set, generate a single cycle strobe on <i>TC_ChipTrigOut</i> when this trigger fires.	R/W	0
PDTro	14	When set, generate a single cycle strobe on <i>TC_ProbeTrigOut</i> when this trigger fires.	R/W	0
0	13:7	Reserved. Must be written as zero; returns zero on read.	R	0
DM	6	When set, this Trigger will fire when a rising edge on the Debug mode indication from the core is detected. The write value of this bit always controls the behavior of this trig- ger. When this trigger fires, the read value will change to indicate if this source was ever the cause of a trigger action (even if the action was suppressed). If so the read value will be 1. If the write value was 0 the read value is always 0. This special read value is valid until the <i>TCBTRIGx</i> register is written.	R/W	0

Fields				Read /	
Names	Bits		Description	Write	Reset State
CHTri	5	<i>TC_ChipTrigIn</i> The write value ger. When this trigge source was ever suppressed). If s	of this bit always controls the behavior of this trig- er fires, the read value will change to indicate if this the cause of a trigger action (even if the action was o the read value will be 1. If the write value was 0 always 0. This special read value is valid until the	R/W	0
PDTri	4	<i>TC_ProbeTrigI</i> The write value ger. When this trigge source was ever suppressed). If s	of this bit always controls the behavior of this trig- er fires, the read value will change to indicate if this the cause of a trigger action (even if the action was o the read value will be 1. If the write value was 0 always 0. This special read value is valid until the	R/W	0
Туре	3:2		ne Type indicates the action to take when this trigger below show the Type values and the Trigger action.	R/W	0
		Туре	Trigger action		
		00 <b>T</b>	rigger Start: Trigger start-point of trace.		
		01 <b>T</b>	rigger End: Trigger end-point of trace.		
		10 <b>T</b>	rigger About: Trigger center-point of trace.		
		11 <b>T</b>	rigger Info: No action trigger, only for trace info.		
		Start trigger will TCBCONTROM TCBCONTROM trigger. The size on-chip memory off-chip trace. If Trace is set, th Start and Info tri cycle. For End a other TF's in tha If the TCBCON Trace-To mode ( The write value ger. When this trigger trigger action was the write value v	$TROLB_{TM}$ field is implemented it must be set to (00), for the Type field to control on-chip trace fill. of this bit always controls the behavior of this trig- er fires, the read value will change to indicate if the as ever suppressed. If so the read value will be 11. If was 11 the read value is always 11. This special read		
FO	1	Fire Once. When de-asserted. When	til the <i>TCBTRIGx</i> register is written. In set, this trigger will not re-fire until the TR bit is en de-asserted this trigger will fire each time one of es indicates trigger.	R/W	0

Fields			Read /		
Names	Bits	Description	Write	Reset State	
TR	0	Trigger happened. When set, this trigger fired since the TR bit was last written 0. This bit is used to inspect whether the trigger fired since this bit was last written zero. When set, all the trigger source bits (bit 4 to 13) will change their read value to indicate if the particular bit was the source to fire this trigger. Only enabled trigger sources can set the read value, but more than one is possible. Also when set the Type field and the Trace field will have read val- ues which indicate if the trigger action was ever suppressed by a higher priority trigger.	R/W0	0	

Table 11.41 TCBTRIGx Register Field Descriptions (Continued)

# 11.9.11 Register Reset State

Reset state for all register fields is entered when either of the following occur:

- 1. TAP controller enters/is in Test-Logic-Reset state.
- 2. *EJ\_TRST\_N* input is asserted low.

# 11.10 Enabling MIPS Trace

As there are several ways to enable tracing, it can be quite confusing to figure out how to turn tracing on and off. This section should help clarify the enabling of trace.

# 11.10.1 Trace Trigger from EJTAG Hardware Instruction/Data Breakpoints

If hardware instruction/data simple breakpoints are implemented in the 34K core, then these breakpoint can be used as triggers to start/stop trace. When used for this, the breakpoints need not also generate a debug exception, but are capable of only generating an internal trigger to the trace logic. This is done by only setting the TE bit and not the BE bit in the Breakpoint Control register. Please see Section 11.2.8.5 "Instruction Breakpoint Control n (IBCn) Register" and Section 11.2.9.5 "Data Breakpoint Control n (DBCn) Register", for details on breakpoint control.

In connection with the breakpoints, the Trace BreakPoint Control (*TraceBPC*) register is used to define the trace action when a trigger happens. When a breakpoint is enabled as a trigger (TE = 1), it can be selected to be either a start or a stop trigger to the trace logic. Please see Section 7.2.49 "TraceIBPC Register (CP0 Register 23, Select 4)" for detail in how to define a start/stop trigger.

# 11.10.2 Turning On PDtrace™ Trace

Trace enabling and disabling from software is similar to the hardware method, with the exception that the bits in the control register are used instead of the input enable signals from the TCB. The *TraceControl*<sub>TS</sub> bit controls whether hardware (via the TCB), or software (via the *TraceControl* register) controls tracing functionality.

Trace is turned on when the following expression evaluates true:

(

```
(
    (TraceControl<sub>TS</sub> and TraceControl<sub>On</sub>) or
    ((not TraceControl<sub>TS</sub>) and TCECONTROLA<sub>On</sub>)
)
and
(MatchEnable or TriggerEnable)
)
```

#### where,

```
MatchEnable \leftarrow
     (
         TraceControl<sub>TS</sub>
          and
               ((TraceControl2_{\rm TCV} and (TraceControl2_{\rm TCNUM} equal TCIDofCompletedInst)) or
                ((not \texttt{TraceControl2}_{\texttt{TCV}}) and \texttt{TraceControl2}_{\texttt{CPUIdV}} and
                      (TraceControl2<sub>CPUId</sub> equal VPEIDofCompletedInst )) or
                 (TraceControl2_{TCV} \text{ nor } TraceControl2_{CPUIdV}))
         and
          (
               \mathtt{TraceControl}_{\mathsf{G}} or
               (((TraceControl_{ASID} \text{ xor EntryH}_{i_{ASID}})) \text{ and }(not TraceControl_{ASID})) = 0)
          )
          and
          (
               (TraceControl<sub>U</sub> and UserMode)
                                                                  or
               (\mbox{TraceControl}_{\rm S}\ \mbox{and SupervisorMode}) or
               (TraceControl_{K} \text{ and } KernelMode)
                                                                  or
               (TraceControl_{E} \text{ and } ExceptionMode) or
               (TraceControl_{D} \text{ and } DebugMode)
          )
    )
    or
     (
          (not TraceControl_{TS})
          and
               ((TCBCONTROLC_{TCV} \text{ and } (TCBCONTROLC_{TCNUM} \text{ equal } TCIDofCompletedInst)) \text{ or }
                 ((not \texttt{TCBCONTROLC}_{\texttt{TCV}}) and \texttt{TCBCONTROLC}_{\texttt{CPUIdV}} and
                      (\ensuremath{\texttt{TCBCONTROLC}}_{\ensuremath{\texttt{CPUId}}} \ensuremath{\,\text{equal VPEIDofCompletedIns}})) or
                 (\texttt{TCBCONTROLC}_{\texttt{TCV}} \texttt{ nor } \texttt{TCBCONTROLC}_{\texttt{CPUIdV}} ))
          and
          (TCBCONTROLA_{G} \text{ or } (TCBCONTROLA_{ASID} = EntryHi_{ASID}))
         and
          (
               (TCBCONTROLA_U and UserMode)
                                                                  or
               (TCBCONTROLA_S and SupervisorMode) or
               (TCBCONTROLA<sub>K</sub> and KernelMode)
                                                                  or
               (TCBCONTROLA<sub>E</sub> and ExceptionMode) or
               (TCBCONTROLA_{\rm DM} and DebugMode)
          )
    )
and where,
```

```
\begin{array}{ll} \mbox{TriggerEnable} \leftarrow & ( & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ & & \\ &
```

```
TraceBPC<sub>DE</sub> and
(TraceBPC<sub>DBPOn[i]</sub> = 1)
)
or
(
    IBCi<sub>TE</sub> and
    IBS<sub>BS[i]</sub> and
    TraceBPC<sub>IE</sub> and
    (TraceBPC<sub>IBPOn[i]</sub> = 1)
)
```

As seen in the expression above, trace can be turned on only if the master switch  $TraceControl_{On}$  or  $TCBCONTROLA_{On}$  is first asserted.

Once this is asserted, there are two ways to turn on tracing. The first way, the *MatchEnable* expression, uses the input enable signals from the TCB or the bits in the *TraceControl* register. This tracing is done over general program areas. For example, all of the user-level code for a particular process (if ASID is specified), and so on.

The second way to turn on tracing, the *TriggerEnable* expression, is from the processor side using the EJTAG hardware breakpoint triggers. If EJTAG is implemented, and hardware breakpoints can be set, then using this method enables finer grain tracing control. It is possible to send a trigger signal that turns on tracing at a particular instruction. For example, it would be possible to trace a single procedure in a program by triggering on trace at the first instruction, and triggering off trace at the last instruction.

The easiest way to unconditionally turn on trace is to assert either hardware or software tracing and the corresponding trace on signal with other enables. For example, with *TraceControl*<sub>TS</sub>=0, i.e., hardware controlled tracing, assert *TCBCONTROLA*<sub>On</sub>, *TCBCONTROLA*<sub>G</sub>, and all the other signals in the second part of expression *MatchEnable*. To only trace when a particular process with a known ASID is executing, assert *TCBCONTROLA*<sub>On</sub>, the correct *TCBCONTROLA*<sub>ASID</sub> value, and all of *TCBCONTROLA*<sub>U</sub>, *TCBCONTROLA*<sub>K</sub>, *TCBCONTROLA*<sub>E</sub>, and *TCBCONTROLA*<sub>DM</sub>. (If it is known that the particular process is a user-level process, then it would be sufficient to only assert *TCBCONTROLA*<sub>U</sub> for example). When using the EJTAG hardware triggers to turn trace on and off, it is best if *TCBCONTROLA*<sub>On</sub> is asserted and all the other processor mode selection bits in *TCBCONTROLA* are turned off. This would be the least confusing way to control tracing with the trigger signals. Tracing can be controlled via software with the *TraceControl* register in a similar manner.

# 11.10.3 Turning Off PDtrace<sup>™</sup> Trace

Trace is turned off when the following expression evaluates true:

```
(
  (TraceControl<sub>TS</sub> and (not TraceControl<sub>On</sub>))) or
  ((not TraceControl<sub>TS</sub>) and (not TCBCONTROLA<sub>On</sub>))
)
or
(
  (
  (not MatchEnable) and
  (not TriggerEnable) and
  TriggerDisable
)
```

where,

TriggerDisable  $\leftarrow$ 

```
(
       \texttt{DBCi}_{\texttt{TE}}
                                       and
       DBS<sub>BS[i]</sub>
                                      and
       \operatorname{TraceBPC}_{\operatorname{DE}}
                                      and
        (TraceBPC<sub>DBPOn[i]</sub> = 0)
)
or
(
       {\tt IBCi}_{\rm TE}
                                       and
       IBS<sub>BS[i]</sub>
                                      and
       \operatorname{TraceBPC}_{\operatorname{IE}}
                                      and
        (TraceBPC<sub>IBPOn[i]</sub> = 0)
)
```

Tracing can be unconditionally turned off by de-asserting the *TraceControl*<sub>On</sub> bit or the *TCBCONTROLA*<sub>On</sub> signal. When either of these are asserted, tracing can be turned off if all of the enables are de-asserted, irrespective of the TraceControl<sub>G</sub> bit (*TCBCONTROLA*<sub>G</sub>) and TraceControl<sub>ASID</sub> (*TCBCONTROLA*<sub>ASID</sub>) values. EJTAG hardware breakpoints can be used to trigger trace off as well. Note that if simultaneous triggers are generated, and even one of them turns on tracing, then even if all of the others attempt to trigger trace off, then tracing will still be turned on. This condition is reflected in presence of the "(not TriggerEnable)" term in the expression above.

# 11.10.4 TCB Trace Enabling

The TCB must be enabled in order to produce a trace on the probe or to on-chip memory, when trace information is sent on the PDtrace<sup>TM</sup> interface. The main switch for this is the *TCBCONTROLB*<sub>EN</sub> bit. When set, the TCB will send trace information to either on-chip trace memory or to the Trace Probe, controlled by the setting of the *TCBCONTROLB*<sub>OfC</sub> bit.

The TCB can optionally include trigger logic, which can control the  $TCBCONTROLB_{EN}$  bit. Please see Section 11.11 "TCB Trigger Logic" for details.

### 11.10.5 Tracing a Reset Exception

Tracing a reset exception is possible. However, the *TraceControl*<sub>TS</sub> bit is reset to 0 at core reset, so all the trace control must be from the TCB (using *TCBCONTROLA* and *TCBCONTROLB*). The PDtrace fifo and the entire TCB are reset based on an EJTAG reset. It is thus possible to set up the trace modes, etc., using the TAP controller, and then reset the processor core.

# 11.11 TCB Trigger Logic

The TCB is optionally implemented with trigger unit. If this is the case, then the  $TCBCONF/G_{TRIG}$  field is non-zero. This section will explain some of the issues around triggers in the TCB.


### 11.11.1 Trigger Units Overview

TCB trigger logic features three main parts:

- 1. A common Trigger Source detection unit.
- 2. 1 to 8 separate Trigger Control units.

### 3. A common Trigger Action unit.

Figure 11.34 show the functional overview of the trigger flow in the TCB.



#### Figure 11.34 TCB Trigger Processing Overview

# 11.11.2 Trigger Source Unit

The TCB has three trigger sources:

- 1. Chip-level trigger input (TC\_ChipTrigIn).
- 2. Probe trigger input (*TR\_TRIGIN*).
- 3. Debug Mode (DM) entry indication from the processor core.

The input triggers are all rising-edge triggers, and the Trigger Source Units convert the edge into a single cycle strobe to the Trigger Control Units.

# 11.11.3 Trigger Control Units

Up to eight Trigger Control Units are possible. Each of them has its own Trigger Control Register (*TCBTRIGx*,  $x=\{0..7\}$ ). Each of these registers controls the trigger fire mechanism for the unit. Each unit has all of the Trigger Sources as possible trigger event and they can fire one or more of the Trigger Actions. This is all defined in the Trigger Control register *TCBTRIGx* (see Section 11.9.10 "TCBTRIGx Register (Reg 16-23)").

# 11.11.4 Trigger Action Unit

The TCB has four possible trigger actions:

- 1. Chip-level trigger output (*TC\_ChipTrigOut*).
- 2. Probe trigger output (*TR\_TRIGOUT*).
- 3. Trace information. Put a programmable byte into the trace stream from the TCB.
- 4. Start, End or About (delayed end) control of the *TCBCONTROLB*<sub>EN</sub> bit.

The basic function of the trigger actions is explained in Section 11.9.10 "TCBTRIGx Register (Reg 16-23)". Please also read the next Section 11.11.5 "Simultaneous Triggers".

# 11.11.5 Simultaneous Triggers

Two or more triggers can fire simultaneously. The resulting behavior depends on trigger action set for each of them, and whether they should produce a TF6 trace information output or not. There are two groups of trigger actions: Prioritized and OR'ed.

### 11.11.5.1 Prioritized Trigger Actions

For prioritized simultaneous trigger actions, the trigger control unit which has the lowest number takes precedence over the higher numbered units. The x in *TCBTRIGx* registers defines the number. The oldest trigger takes precedence over everything.

The following trigger actions are prioritized when two or more units fire simultaneously:

- Trigger Start, End and About type triggers (*TCBTR/Gx*<sub>Type</sub> field set to 00, 01 or 10), which will assert/de-assert the *TCBCONTROLB*<sub>EN</sub> bit. The About trigger is delayed and will always change *TCBCONTROLB*<sub>EN</sub> because it is the oldest trigger when it de-asserts *TCBCONTROLB*<sub>EN</sub>. An About trigger will not start the countdown if an even older About trigger is using the Trace Word counter.
- Triggers which produce TF6 trace information in the trace flow (Trace bit is set).

Regardless of priority, the  $TCBTR/Gx_{TR}$  bit is set when the trigger fires. This is so even if a trigger action is suppressed by a higher priority trigger action. If the trigger is set to only fire once (the  $TCBTR/Gx_{FO}$  bit is set), then the suppressed trigger action will not happen until after  $TCBTR/Gx_{TR}$  is written 0.

If a Trigger action is suppressed by a higher priority trigger, then the read value, when the  $TCBTR/Gx_{TR}$  bit is set, for the  $TCBTR/Gx_{Trace}$  field will be 0 for suppressed TF6 trace information actions. The read value in the  $TCBTR/Gx_{Tvpe}$  field for suppressed Start/End/About triggers will be 11. This indication of a suppressed action is

sticky. If any of the two actions (Trace and Type) are ever suppressed for a multi-fire trigger (the  $TCBTR/Gx_{FO}$  bit is zero), then the read values in Trace and/or Type are set to indicate any suppressed action.

### About Trigger

The About triggers delayed de-assertion of the  $TCBCONTROLB_{EN}$  bit is always executed, regardless of priority from another Start trigger at the time of the  $TCBCONTROLB_{EN}$  change. This means that if a simultaneous About trigger action on the  $TCBCONTROLB_{EN}$  bit (n/2 Trace Words after the trigger) and a Start trigger hit the same cycle, then the About trigger wins, regardless of which trigger number it is. The oldest trigger takes precedence.

However, if an About trigger has started the count down from n/2, but not yet reached zero, then a new About trigger, will NOT be executed. Only one About trigger can have the cycle counter. This second About trigger will store 11 in the  $TCBTR/Gx_{Type}$  field. But, if the  $TCBTR/Gx_{Trace}$  bit is set, a TF6 trace information will still go in the trace.

### 11.11.5.2 OR'ed Trigger Actions

The simple trigger actions CHTro and PDTro from each trigger unit, are effectively OR'ed together to produce the final trigger. One or more expected trigger strobes on i.e. *TC\_ChipTrigOut* can thus disappear. External logic should not rely on counting of strobes, to predict a specific event, unless simultaneous triggers are known not to occur.

# 11.12 MIPS Trace Cycle-by-Cycle Behavior

A key reason for using trace, and not single stepping to debug a software problem, is often to get a picture of the real-time behavior. However the trace logic itself can, when enabled, affect the exact cycle-by-cycle behavior,

# 11.12.1 FIFO Logic in PDtrace and TCB Modules

Both the PDtrace module and the TCB module contain a fifo. This might seem like extra overhead, but there are good reasons for this. The vast majority of the information compression happens in the PDtrace module. Any data information, like PC and load/store address values (delta or full), load/store data and processor mode changes, are all sent on the same 32-bit data bus to the TCB on the internal PDtrace<sup>TM</sup> interface. When an instruction requires more than 32 bits of information to be traced properly, the PDtrace fifo will buffer the information, and send it on subsequent clock cycles.

In the TCB, the on-chip trace memory is defined as a 64-bit wide synchronous memory running at core-clock speed. In this case the fifo is not needed. For off-chip trace through the Trace Probe, the fifo comes into play, because only a limited number of pins (4, 8 or 16) exist. Also the speed of the Trace Probe interface can be different (either faster or slower) from that of the 34K core. So for off-chip tracing, a specific TCB TW fifo is needed.

### 11.12.2 Handling of FIFO Overflow in the PDtrace Module

Depending on the amount of trace information selected for trace, and the frequency with which the 32-bit data interface is needed, it is possible for the PDtrace fifo overflow from time to time. There are two ways to handle this case:

- 1. Allow the overflow to happen, and thereby lose some information from the trace data.
- 2. Prevent the overflow by back-stalling the core, until the fifo has enough empty slots to accept new trace data.

The PDtrace fifo option is controlled by either the  $TraceControl_{IO}$  or the  $TCBCONTROLA_{IO}$  bit, depending on the setting of  $TraceControl_{TS}$  bit.

The first option is free of any cycle-by-cycle change whether trace is turned on or not. This is achieved at the cost of potentially losing trace information. After an overflow, the fifo is completely emptied, and the next instruction is traced as if it was the start of the trace (processor mode and full PC are traced). This guarantees that only the un-traced fifo information is lost.

The second option guarantees that all the trace information is traced to the TCB. In some cases this is then achieved by back-stalling the core pipeline, giving the PDtrace fifo time to empty enough room in the fifo to accept new trace information from a new instruction. This option can obviously change the real-time behavior of the core when tracing is turned on.

If PC trace information is the only thing enabled (in *TraceControl*<sub>2MODE</sub> or *TCBCONTROLC*<sub>MODE</sub>, depending on the setting of *TraceControl*<sub>TS</sub>), and Trace of all branches is turned off (via *TraceControl*<sub>TB</sub> or *TCBCONTROLA*<sub>TB</sub>, depending on the setting of *TraceControl*<sub>TS</sub>), then the fifo is unlikely to overflow very often, if at all. This is of course very dependent on the code executed, and the frequency of exception handler jumps, but with this setting there is very little information overhead.

# 11.12.3 Handling of FIFO Overflow in the TCB

The TCB also holds a fifo, used to buffer the TW's which are sent off-chip through the Trace Probe. The data width of the probe can be either 4, 8 or 16 pins, and the speed of these data pins can be from 16 times the core-clock to 1/4 of the core clock (the trace probe clock always runs at a double data rate multiple to the core-clock). See Section 11.12.3.1 "Probe Width and Clock-ratio Settings" for a description of probe width and clock-ratio options. The combination between the probe width (4, 8 or 16) and the data speed, allows for data rates through the trace probe from 256 bits per core-clock cycle down to only 1 bit per core-clock cycle. The high extreme is not likely to be supported in any implementation, but the low one might be.

The data rate is an important figure when the likelihood of a TCB fifo overflow is considered. The TCB will at maximum produce one full 64-bit TW per core-clock cycle. This is true for any selection of trace mode in  $TraceControl_{MODE}$  or  $TCBCONTROLC_{MODE}$ . The PDtrace module will guarantee the limited amount of data. If the TCB data rate cannot be matched by the off-chip probe width and data speed, then the TCB fifo can possibly overflow. There is only one way to handle this:

1. Prevent the overflow by asserting a stall-signal back to the core (*PDI\_StallSending*). This will in turn stall the core pipeline.

There is no way to guarantee that this back-stall from the TCB is never asserted, unless the effective data rate of the Trace Probe interface is at least 64-bits per core-clock cycle.

As a practical matter, the amount of data to the TCB can be minimized by only tracing PC information and excluding any cycle accurate information. This is explained in Section 11.12.2 "Handling of FIFO Overflow in the PDtrace Module" and below in Section 11.12.4 "Adding Cycle Accurate Information to the Trace". With this setting, a data rate of 8-bits per core-clock cycle is usually sufficient. No guarantees can be given here, however, as heavy interrupt activity can increase the number of unpredictable jumps considerably.

### 11.12.3.1 Probe Width and Clock-ratio Settings

The actual number of data pins (4, 8 or 16) is defined by the  $TCBCONF/G_{PW}$  field. Furthermore, the frequency of the Trace Probe can be different from the core-clock frequency. The trace clock ( $TR\_CLK$ ) is a double data rate clock. This means that the data pins ( $TR\_DATA$ ) change their value on both edges of the trace clock. When the trace clock is running at clock ratio of 1:2 (one half) of core clock, the data output registers are running a core-clock frequency. The clock ratio is set in the  $TCBCONTROLB_{CR}$  field. The legal range for the clock ratio is defined in  $TCBCONF/G_{CRMax}$  and  $TCBCONF/G_{CRMin}$  (both values inclusive). If  $TCBCONTROLB_{CR}$  is set to an unsup-

ported value, the result is UNPREDICABLE. The maximum possible value for  $TCBCONF/G_{CRMax}$  is 8:1 ( $TR\_CLK$  is running 8 times faster than core-clock). The minimum possible value for  $TCBCONF/G_{CRMin}$  is 1:8 ( $TR\_CLK$  is running at one eighth of the core-clock). See Table 11.33 for a description of the encoding of the clock ratio fields.

# 11.12.4 Adding Cycle Accurate Information to the Trace

Depending on the trace regeneration software, it is possible to obtain the exact cycle time relationship between each instruction in the trace. This information is added to the trace, when the  $TCBCONTROLB_{CA}$  bit is set. The overhead on the trace information is a little more than one extra bit per core-clock cycle.

This setting only affects the TCB module and not the PDtrace module. The extra bit therefore only affects the likelihood of the TCB fifo overflowing.

# 11.13 TCB On-Chip Trace Memory

When on-chip trace memory is available ( $TCBCONF/G_{OnT}$  is set) the memory is typically of smaller size than if it were external in a trace probe. The assumption is that it is of some value to trace a smaller piece of the program.

With on-chip trace memory, the TCB can work in three possible modes:

- 1. Trace-From mode.
- 2. Trace-To mode.
- 3. Under Trigger unit control.

Software can select this mode using the  $TCBCONTROLB_{TM}$  field. If one or more trigger control registers (TCBTR/Gx) are implemented, and they are using Start, End or About triggers, then the trace mode in  $TCBCONTROLB_{TM}$  should be set to Trace-To mode.

# 11.13.1 On-Chip Trace Memory Size

The supported On-chip trace memory size can range from 256 byte to 8Mbytes, in powers of 2. The actual size is shown in the  $TCBCONFIG_{SZ}$  field.

### 11.13.2 Trace-From Mode

In the Trace-From mode, tracing begins when the processor enters into a processor mode/ASID value which is defined to be traced or when an EJTAG hardware breakpoint trace trigger turns on tracing. Trace collection is stopped when the buffer is full. The TCB then signals buffer full using  $TCBCONTROLB_{BF}$ . When external software polling this register finds the  $TCBCONTROLB_{BF}$  bit set, it can then read out the internal trace memory. Saving the trace into the internal buffer will re-commence again only when the  $TCBCONTROLB_{BF}$  bit is reset and if the core is sending valid trace data (i.e.,  $PDO_lamTracing$  not equal 0).

### 11.13.3 Trace-To Mode

In the Trace-To mode, the TCB keeps writing into the internal trace memory, wrapping over and overwriting the oldest information, until the processor is reaches an end of trace condition. End of trace is reached by leaving the processor mode/ASID value which is traced, or when an EJTAG hardware breakpoint trace trigger turns tracing off. At this point, the on-chip trace buffer is then dumped out in a manner similar to that described above in Section 11.13.2 "Trace-From Mode".

EJTAG Debug Support in the 34K<sup>™</sup> Core

Chapter 12

# Inter-Thread Communication Unit of the 34K<sup>™</sup> Core

This chapter describes the 34K Inter-Thread Communication Unit (ITU) included in the 34Kf core. This chapter contains the following sections:

- Section 12.1 "Features Overview"
- Section 12.2 "ITC Storage"
- Section 12.3 "ITC Views"
- Section 12.4 "ITC Address Space"

# **12.1 Features Overview**

Inter-Thread Communication (ITC) Storage is a Gating Storage mechanism designed for low-level thread synchronization. Loads and stores to and from gating storage may block until the state of the storage location corresponds to some set of conditions required for completion. A blocked load or store can be precisely aborted if necessary, and restarted later on.

In the 34K core, the ITC storage is provided by the Inter-Thread Communication Unit (ITU). This block of logic resides outside of the core and connects to the core through the gating storage interface. The SoC integrators are free to use the MIPS-supplied reference module, to implement their own ITU module, or to not use ITC at all. This chapter describes the features of the sample ITU block supplied with the 34K core. This block only supports synchronization of TCs within a single 34K core.

# 12.2 ITC Storage

References to memory pages which map to ITC storage resolve not to main memory, but to storage locations, or cells, with special attributes. In general, it is possible that behind each ITC storage cell there is more than one memory location. This is useful for mapping hardware queues, stacks, and other structures. The reference ITU supports two kinds of storage cells: four entry FIFO queues and single entry Semaphore cells. All ITC cells are composed of the tag and data portions. In the single entry cells, the data is 32 bits wide. The FIFO cells store four 32 bit data values. Although the memory space allows for 64bit ITC cells, only the least significant 32bit words are present in this implementation. All ITC cells should be accessed as 32bit memory. Partial-word access such as LH or SB will result in undefined behavior.

The tag of each ITC cell contains a number of control bits that regulate accesses to that cell. The format for the ITC tag is shown in Figure 12.1. In addition to the E (Empty) and F (Full) fields specified by the MT ASE, the tag contains four implementation specific fields: *T*, *FIFO*, *FIFODepth*, and *FIFOPtr*. The *FIFO* and *FIFODepth* fields indicate whether a cell is a FIFO and what its depth is. The *FIFOPtr* indicates how many elements are currently in a FIFO. This field is always zero for single entry cells. The *FIFOPtr* can be reset by writing 1 into the *E* field of a

FIFO. Finally, the T field indicates whether a Gating Storage exception should be signaled on an E/F or P/V view access to the cell.

Fields			Read/Wri	
Name	Bit	Description	te	Reset State
FIFODepth	31:28	$Log_2$ of the cell depth. This field is set to 0x0 for single entry cells, and to 0x2 for four entry FIFO cells.	R	Preset
FIFOPtr	20:18	This field indicates the number of elements in a FIFO cell, and always reads zero for single entry Semaphore cells.	R	0
FIFO	17	1 for FIFO cells and 0 for single entry Semaphore cells.	R	Preset
Т	16	Trap Bit. When set, this bit causes the processor to take a Gating Storage Exception on PV or EF accesses.	R/W	Undefined
F	1	Full Bit. This bit indicates that the cell is full	R/W	Undefined
E	0	Empty Bit. This bit indicates that the cell is empty. Writing 1 to this bit also reset FIFOPtr.	R/W	Undefined
0	27:21, 15:2	Must be written as zeros; return zeros on read	0	0

Table 12.1 ITC Storage Cell Tag Format

The number and type of ITC cells implemented in the ITU is configurable. The possible configurations are: 0, 1, 2, 4, 8, or 16 four entry FIFOs and 0, 1, 2, 4, 8, or 16 single entry Semaphores. The N FIFO cells are located at addresses 0:N-1, and the M Semaphore cells are located at address N:N+M-1.

# 12.3 ITC Views

All ITC cells can be accessed in one of 16 ways, called views, using standard load and store instructions. The view is encoded in bits 6:3 of the memory address, such that the successive views of a cell correspond to successive 64-bit-aligned addresses. Table 12.2 shows the addresses for the various views and the following sections describe the effects of using each of the views If the ITC location is of type FIFO, the behavior of some of the views changes and this is noted in the description of each view.

Address[6:3]	View
0x0	Bypass View
0x1	Control View
0x2	Empty/Full Synchronized View
0x3	Empty/Full Try View
0x4	P/V Synchronized View
0x5	P/V Try View
0x6-0xF	Reserved Views

### 12.3.1 Bypass View

This view of the ITC location implies that a load or a store does not cause the issuing thread to block and does not affect any of the cells state bits. The operation of SC using this view is undefined.

Accesses using Bypass view never result in Gating Storage exceptions.

A Bypass view store to a FIFO ITC location overwrites the newest FIFO entry, while a Bypass view load returns the contents of the oldest entry.

# 12.3.2 Control View

This view of the ITC location can be used to manipulate the tag of the ITC cell. Loads and stores access the entire 32b tag value. Table 12.1 shows the fields within that 32b tag.

Accesses using Control view never cause the issuing thread to block and never result in Gating Storage exceptions.

A Control view store to a FIFO location with the E bit set will cause the FIFO to reset its read pointer.

# 12.3.3 Empty/Full Synchronized View

This view of the ITC location implies that a load causes the issuing thread to block if the cell is Empty. Similarly, a store blocks if the cell is full. Accesses using this view cause an automatic update of the Empty and Full bits to reflect the new state of the cell. The operation of SC using this view is undefined.

If the T bit is set, then all E/F Synchronized view accesses, success or failure, cause a gated exception trap.

# 12.3.4 Empty/Full Try View

This view of the ITC location is similar in nature to the previous E/F Synchronized view in most respects other than the waiting policy on an access failure. It is to be used if the issuing thread can potentially find something else to do and does not wish to be blocked if the access fails. A load with this view returns a value of zero if the cell is Empty, regardless of actual data contained. Otherwise the load behaves as in the E/F Synchronized case. Normal Stores to Full locations through the E/F Try view fail silently to update the contents of the cell, rather than block the thread. SC (Store Conditional) instructions referencing the EF Try view will indicate success or failure based on whether the ITC store succeeds or fails.

If the T bit is set, then all E/F Try view accesses, success or failure, cause a gated exception trap.

# 12.3.5 P/V Synchronized View

This view of the ITC location does not modify the Empty and Full bits, both of which are assumed to be cleared as part of the cell initialization routine. Loads with this view return the current cell data value if the value is non-zero, and cause an atomic post-decrement of the value. If the cell value is zero, loads block until the cell takes a non-zero value. Normal Stores cause an atomic increment of the cell value, up to a maximum of 0xffff at which point the value saturates. Loads check the least significant 16bits of the cell for a 0x0 irrespective of load size. The operation of SC using this view is undefined.

If the T bit is set, then all P/V Synchronized view accesses, success or failure, cause a gated exception trap.

P/V Synchronized view accesses are not allowed to FIFO ITC locations.

### 12.3.6 P/V Try View

This view of the ITC location is similar in nature to the previous P/V Synchronized view in most respects other than the waiting policy on an access failure. It is to be used if the issuing thread can potentially find something else to do

and does not wish to be blocked if the access fails. A load with this view returns a value of zero even if the cell contains a data value of 0x0. Otherwise the load behaves as in the E/F Synchronized case. Normal stores using this view cause a saturating atomic increment of the cell value (saturating to 0xffff), as described for the P/V Synchronized view, and cannot fail. The operation of SC using this view is undefined.

If the T bit is set, then all PV Try view accesses, success or failure, will cause a gated exception trap.

P/V Try view accesses are not allowed to FIFO ITC locations.

### 12.3.7 Reserved Views

These views are reserved and should not be used by software.

# 12.4 ITC Address Space

The ITC physical address space is defined by two, 32 bit registers: *ITCAddressMap0* and *ITCAddressMap1*. Together these two registers specify a 2<sup>N</sup> aligned block of uncached memory. The *BaseAddress* field of the *ITCAddressMap0* register specifies the starting address of the ITC memory block. The *AddrMask* of the *ITCAddressMap1* register determines the size of the memory block which can be varied from 1KB to 128KB. Within this address space, ITC cells are spread out with a stride specified by the *EntryGrain* field. Tightly spaced cells save on memory space, but widely spaced cells spread across a number of TLB pages, permitting different cells to be mapped to different processes. The number of cells is specified by the *NumEntries* field. See Table 12.5 and Table 12.6 for a detailed description of the *AddressMap* registers.

### Table 12.3 ITC AddressMap0 Register Format

31 10	9 1	0
BaseAddress	0	En

	Table 12.4 ITCAddressMap1 Register Format									
31	30 20	19 17	16 10	9 3	2 0					
М	NumEntries	0	AddrMask	0	EntryGrain					

### Table 12.5 AddressMap0 Register Field Descriptions

Fields			Read /	
Name	Name Bit Description		Write	Reset State
BaseAddress	31:10	The top [31:10] bits of the ITC Physical Memory Mapped Block	R/W	Undefined
En	0	ITC enable	R/W	0
0	9:1	Must be written as zeros; return zeros on read		0

Field	ds		Read /	
Name	Bit	Description	Write	Reset State
М	31	This bit indicates if another ITC block is defined along with another pair of ITCAddressMap registers. On the 34K, this value is hardcoded to 0	R	0
NumEntries	30:20	Number of ITC cells present	R	Preset
AddrMask	16:10	Indicates which bits of the BaseAddress field should not partici- pate in determining an ITC memory hit. This field effectively defines the size of the ITC memory block. AddrMask set to zero implies a 1KB ITC address space, and AddrMask set to 0x3f implies a 128KB address space.	R/W	Undefined
EntryGrain	2:0	Cells are spaced at intervals of 128x2 <sup>EntryGrain</sup> bytes, or: 0x0 - 128B 0x1 - 256B 0x2 - 512B 0x3 - 1KB 0x4 - 2KB 0x5 - 4KB 0x6 - 8KB 0x7 - 16KB	R/W	Undefined
0	19:17, 9:3	Must be written as zeros; return zeros on read	0	0

Table 12.6 AddressMap1 Register Field Descriptions	Table	12.6	AddressMap	1 Register	Field	Descriptions
--	-------	------	------------	------------	-------	--------------

Depending on the setting of the *AddrMask*, *NumEntries*, and *EntryGrain*, it is possible that ITC cells do not fill up the entire ITC address block. If for example, two cells are mapped to a 1KB area with a stride of 256B (*EntryGrain* equal to 0x1), the first cell starts at offset 0x000 and the second at offset 0x100. The remaining two 256B regions starting at offsets 0x200 and 0x300 do not map to any storage. Any access to an address that does not map to an ITC entry will result in undefined behavior. It is also possible to set the ITC registers in a way that makes some of the cells unavailable.

Inter-Thread Communication Unit of the 34K<sup>™</sup> Core

Chapter 13


# Policy Manager in the 34K<sup>™</sup> Core

The 34K processor core includes a Policy Manager (PM) that is tasked with giving longer-term hints to the Dispatch Scheduler so as to achieve whatever performance allocation is desired in the system. The Policy Manager will be external to the core. MIPS will deliver choices of the policy managers. In addition, the customer may design their own Policy Manager.

- Section 13.1 "Thread Scheduling Unit"
- Section 13.2 "Policy Managers"

# **13.1 Thread Scheduling Unit**

The 34K core contains a unit called the Thread Scheduling Unit (TSU) which has 2 submodules - an internal Dispatch Scheduler and an external Policy Manager.





The Dispatch Scheduler (DS) will make cycle-by-cycle choices on which instructions to issue/dispatch. Since it is internal to the processor core, it will not be modifiable by the customer. The DS is designed to be as simple as possible and the system-specific complexity should be put into the policy manager so as not to burden the core with extra area/power which is not needed in all configurations.

The Policy Manager Interface incorporates a 4-level priority scheme. Each TC will be assigned to one of 4 groups and each group will have a unique priority level. Each cycle the dispatch scheduler will choose to dispatch an instruction from a TC in the highest priority group that contains any runnable TCs. If there are multiple TCs in the selected group, then it will choose among them using a round-robin algorithm. For more details about the Policy Manager Interface, please refer to Chapter 9, "Policy Manager Interface on the  $34K^{TM}$  Core" in the *MIPS32*®  $34K^{TM}$  *Processor Core Family Integrator's Guide*.

# **13.2 Policy Managers**

MIPS will provide a couple of reference PM designs with core deliverables. These designs will support a basic thread-scheduling programmability. The user can implement their own policy manager for more complex scheme.

# 13.2.1 Basic Round-Robin Policy Manager

All TCs are assigned to the same priority level. Since the internal Dispatch Scheduler implements a simple round-robin among TCs in the same priority level, all TCs are statically given the same weight and bandwidth, and will be fairly allocated amongst all runnable TCs.

This PM does not implement any thread-scheduling CP0 registers. Writes to these registers will be ignored. Reads from these registers will return -1.

When a new TC is forked, it will begin to participate in the round robin pool. This will thus cause the older TCs to get lower bandwidth allocations.

# 13.2.2 Weighted Round-Robin Policy Manager

The main difference between the basic round-robin policy and the weighted round-robin policy manager is the software controllability. With the WRR PM, TCs are scheduled round-robin style, but bandwidth given to individual TC can be adjusted or "weighted" by software so that a TC can get more or less than its fair share of the processor bandwidth.

This PM will implement the *TCSchedule* CP0 register, but only the *STP*, and *GRP* fields, and the *VPESchedule* register, but only the *GPO* field. The Group rotation schedule will of course be implemented. See details in Section 13.2.2.4 "Group Rotation Schedule".

Also WRR PM will implement the full functionality of the *TCScheFBack* register. It will, however, not implement the *VPEScheFBack* register.

When a new TC is forked, the GRP of the new TC will be set to be the same as that of its parent.

### 13.2.2.1 TCSchedule Register

The WRR policy manager will define the TCSchedule register for each TC as follows.

Figure 13.2 and Table 13.1 shows the format of the TCSchedule register.

### Figure 13.2 TCSchedule Register (CP0 Register2, Select 6)

31	5 4	3	2	1	0
0		STP	0	GR	Р

0

Field	s		Read /	
Name	Bits	Description	Write	Reset State
0	31:4,2	Must be written as 0. Returns zero on reads.	0	0
STP	3	Stop Priority. Software sets this if this TC should never issue any instructions.	R/W	0
GRP	1:0	Group of the TC. Software sets this value to the group the TC should belong to.	R/W	0

### Table 13.1 TCSchedule Register Field Descriptions

### 13.2.2.2 TCScheFBack Register

The WRR policy manager will define the *TCScheFBack* register for each TC as follows.

Figure 13.3 and Table 13.2 shows the format of the *TCScheFBack* register.

### Figure 13.3 TCScheFBack Register (CP0 Register2, Select 7)

31	
	Count

#### Table 13.2 TCScheFBack Register Field Descriptions

Field	S		Read /	
Name	Bits	Description	Write	Reset State
COUNT	31:0	This is a count of the number of instructions completed by this TC. The value will saturate at 32'hffff_ffff rather than rolling over to 0.	R/W	Undefined

#### 13.2.2.3 VPESchedule Register

The WRR policy manager will define the VPESchedule register for each VPE as follows.

Figure 13.4 and Table 13.3 shows the format of the VPESchedule register.

### Figure 13.4 VPESchedule Register (CP0 Register1, Select 5)

31							16
		0					
15			6	5	4		0
	0			GPO		0	

Field	S		Read /	
Name	Bits	Description	Write	Reset State
0	31:6,4:0	Must be written as 0. Returns zero on reads.	0	0
GPO	5	Group priority override. When set, the priorities of the groups will be fixed as follows: group3 will be priority3 group2 will be priority2 group1 will be priority1 group0 will be priority0 When cleared, the priorities of the groups will be rotated as described in Section 13.2.2.4 "Group Rotation Schedule" NOTE: GPO is a per-processor field. There is only one GPO register, which is accessible from both GPO fields in a dual-VPE system.	R/W	1

### Table 13.3 VPESchedule Register Field Descriptions

### 13.2.2.4 Group Rotation Schedule

When VPESchedule.GPO is cleared, the group priorities are rotated as described in this section. These rotations will enable a TC in a higher group to be prioritized higher than TCs in lower groups. The exact weighting function is complicated due to the interplay of non-runnable TCs, but generally, TCs in the next higher group will get at least twice the bandwidth of the TCs in the lower group.

The rotation schedule is described in Table 13.4.

Rotation Count	Group3 Priority	Group2 Priority	Group1 Priority	Group0 Priority
4'b0001	P3	P2	P1	PO
4'b0010	P2	P3	P0	P1
4'b0011	P3	P2	P1	P0
4'b0100	P2	P0	P3	P1
4'b0101	P3	P2	P1	P0
4'b0110	P2	P3	P0	P1
4'b0111	P3	P1	P2	PO
4'b1000	PO	P2	P1	P3
4'b1001	P3	P1	P2	P0
4'b1010	P2	P3	PO	P1
4'b1011	P3	P2	P1	PO
4'b1100	P2	P0	P3	P1
4'b1101	Р3	P2	P1	PO
4'b1110	P2	P3	P0	P1
4'b1111	Р3	P1	P2	P0

Table 13.4 Rotation of Group Priority Levels

The group priorities can easily be generated using a 4b counter and a priority encoder.

MIPS32® 34K™ Processor Core Family Software User's Manual, Revision 01.02

```
G3_priority = { Cnt[0] | Cnt[1] | Cnt[2], Cnt[0]};
G2_priority =
{(~Cnt[3]&~Cnt[2] | ~Cnt[2]&Cnt[1] | Cnt[1]&~Cnt[0] | ~Cnt[1]&(Cnt[2]^~Cnt[0])),
(Cnt[2]&Cnt[1] | Cnt[1]&~Cnt[0] | Cnt[3]&~Cnt[2]&~Cnt[1]&Cnt[0])};
```

The priority values for the other groups can easily be calculated from the above as follows:

G1\_priority = ~G2\_priority; G0\_priority = ~G3\_priority;

With this mechanism, each group gets successively more slots at the highest priority. Group0 is the highest priority 1/15 slots, Group1 - 2/15, Group2 - 4/15, and Group3 - 8/15. Here are some of the properties of this rotation schedule.

For adjacent groups:

- Group3 is higher priority than group2 10/15 cycles. (G3 has 100% more bandwidth than G2)
- Group2 is higher priority than group1 10/15 cycles. (G2 has 100% more bandwidth than G1)
- Group1 is higher priority than group0 10/15 cycles. (G1 has 100% more bandwidth than G0)

For groups 2 levels apart:

- Group3 is higher priority than group1 12/15 cycles (G3 has 300% more bandwidth than G1)
- Group2 is higher priority than group0 12/15 cycles (G2 has 300% more bandwidth than G0)

And finally, for groups 3 levels apart:

• Group3 is higher priority than group0 14/15 cycles (G3 has 1300% more bandwidth than G0)

The priorities are rotated potentially every cycle. However, when the highest priority group in a given cycle has multiple runnable TCs in it, then that rotation is held for as many cycles as there are TCs in that highest priority group. This mechanism enables the relative bandwidth between groups to be maintained even when one group contains more TCs than another group.

For instance, assume we have a 4 TC system with 3 TCs in group1 and 1 TC in group0. The exact cycle by cycle priority is described in Table 13.5.

Cycle Count	Rotation Count	Group3 Priority	Group2 Priority	Group1 Priority	Group0 Priority
1	4'b0001	P3	P2	P1	P0
2		Р3	P2	P1	P0
3		Р3	P2	P1	P0
4	4'b0010	P2	Р3	PO	P1
5	4'b0011	Р3	P2	P1	P0
6		Р3	P2	P1	P0
7		Р3	P2	P1	P0

Table 13.5 Priority Level Rotation (3TCs in group1, 1 TC in group0)

Cycle Count	Rotation Count	Group3 Priority	Group2 Priority	Group1 Priority	Group0 Priority
8	4'b0100	P2	P0	P3	P1
9		P2	PO	P3	P1
10		P2	PO	P3	P1
11	4'b0101	P3	P2	P1	PO
12		P3	P2	P1	PO
13		P3	P2	P1	PO
14	4'b0110	P2	P3	PO	P1
15	4'b0111	P3	P1	P2	PO
16		P3	P1	P2	PO
17		P3	P1	P2	PO
18	4'b1000	P0	P2	P1	P3
19	4'b1001	P3	P1	P2	PO
20		P3	P1	P2	PO
21		P3	P1	P2	PO
22	4'b1010	P2	P3	P0	P1
23	4'b1011	P3	P2	P1	PO
24		P3	P2	P1	PO
25		P3	P2	P1	PO
26	4'b1100	P2	P0	P3	P1
27		P2	P0	P3	P1
28		P2	P0	P3	P1
29	4'b1101	P3	P2	P1	PO
30		P3	P2	P1	PO
31		P3	P2	P1	PO
32	4'b1110	P2	P3	PO	P1
33	4'b1111	P3	P1	P2	PO
34		P3	P1	P2	PO
35		P3	P1	P2	PO

Table 13.5 Priority Level Rotation (3TCs in group1, 1 TC in group0)

As can be seen in the table, the full rotation actually requires 35 cycles to complete. Out of these 35 cycles, group1 is higher priority than group0 for 30 cycles. However, since group1 contains 3 TCs, these will be round-robin'd by the DS, so on average, each of these TCs will get 33% of this group's bandwidth, or 10cycles. (29% of all the issue slots for each of those TCs in group1). The one TC in group0 gets 5 issue slots, or 14%. As can be seen, each of the TCs in group1 gets about double the issue slots of the TC in group0.

Chapter 14

# **Instruction Set Overview**

This chapter provides a general overview on the three CPU instruction set formats of the MIPS architecture: Immediate, Jump, and Register. Refer to Chapter 15, "34K<sup>TM</sup> Processor Core Instructions" for a complete listing and description of instructions.

This chapter discusses the following topics

- Section 14.1 "CPU Instruction Formats"
- Section 14.2 "Load and Store Instructions"
- Section 14.3 "Computational Instructions"
- Section 14.4 "Jump and Branch Instructions"
- Section 14.5 "Control Instructions"
- Section 14.6 "Coprocessor Instructions"

# 14.1 CPU Instruction Formats

Each CPU instruction consists of a single 32-bit word, aligned on a word boundary. There are three instruction formats immediate (I-type), jump (J-type), and register (R-type)—as shown in Figure 14.1. The use of a small number of instruction formats simplifies instruction decoding, allowing the compiler to synthesize more complicated (and less frequently used) operations and addressing modes from these three formats as needed.

I-Туре	(Immedia	ate)										
	31	26	25	21	20	16	15					0
	ор			rs	rt				immed	iate		
I_Typo	(Jump)											
J-Type	(Jump) 31	26	25									0
	ор						ta	rget				
	-											
R-Type	e (Registe	er)										
	31	26	25	21	20	16	15	11	10	65		0
	ор			rs	rt		rd		sa		funct	
	0.7			6 hi	tonor	otic	<b>n</b> 00	da				
	op				t opera				• 6•			
	rs						-		pecifie			
	rt				t targe lition	t (s	sourc	e/de	stinatio	on) 1	register	or branch
	immed	liate	¢		oit imn ress di				e, bran	ch c	lisplace	ement or
	target			26-t	oit jum	ip t	arget	add	ress			
	rd								ter spe	cifie	r	
	sa				t shift			-	1			
	funct				t funct							
	101101			0.01								

### **Figure 14.1 Instruction Formats**

# 14.2 Load and Store Instructions

Load and store instructions are immediate (I-type) instructions that move data between memory and the general registers. The only addressing mode that integer load and store instructions directly support is *base register plus 16-bit signed immediate offset*. Floating point load and store instructions can use either that addressing mode or *register plus register* indexed addressing.

# 14.2.1 Scheduling a Load Delay Slot

A load instruction that does not allow its result to be used by the instruction immediately following is called a *delayed load instruction*. The instruction slot immediately following this delayed load instruction is referred to as the *load delay slot*.

In a 34K core, the instruction immediately following a load instruction can use the contents of the loaded register; however in such cases hardware interlocks insert additional real cycles. Although not required, the scheduling of load delay slots can be desirable, both for performance and R-Series processor compatibility.

# 14.2.2 Defining Access Types

Access type indicates the size of a core data item to be loaded or stored, set by the load or store instruction opcode.

MIPS32® 34K™ Processor Core Family Software User's Manual, Revision 01.02

Regardless of access type or byte ordering (endianness), the address given specifies the low-order byte in the addressed field. For a big-endian configuration, the low-order byte is the most-significant byte; for a little-endian configuration, the low-order byte is the least-significant byte.

The access type, together with the three low-order bits of the address, define the bytes accessed within the addressed word as shown in Table 14.1. Only the combinations shown in Table 14.1 are permissible; other combinations cause address error exceptions.

Instruction fetches are either halfword accesses (MIPS16e<sup>TM</sup> code) or word accesses (32b code). These references will be impacted by endianness the same as load/store references of those sizes.

								Byt	es A	ccess	ed										
		w-Oro Iress		(6:	3			ndiaı I	ו 		(6:	3		ttle E 31			0)				
Access Type	2	1	0				Ву	rte							Ву	te					
Doubleword	0	0	0	0	1	2	3	4	5	6	7	7	6	5	4	3	2	1	0		
Word	0	0	0	0	1	2	3									3	2	1	0		
	1	0	0					4	5	6	7	7	6	5	4						
Triplebyte	0	0	0	0	1	2											2	1	0		
	0	0	1		1	2	3									3	2	1			
	1	0	0					4	5	6			6	5	4						
	1	0	1						5	6	7	7	6	5							
Halfword	0	0	0	0	1													1	0		
	0	1	0			2	3									3	2				
	1	0	0					4	5					5	4						
	1	1	0							6	7	7	6								
Byte	0	0	0	0															0		
	0	0	1		1													1			
	0	1	0			2											2				
	0	1	1				3									3					
	1	0	0					4							4						
	1	0	1						5					5							
	1	1	0							6			6								
	1	1	1								7	7									

Table 14.1 Byte Access Within a Doubleword

# **14.3 Computational Instructions**

Computational instructions can be either in register (R-type) format, in which both operands are registers, or in immediate (I-type) format, in which one operand is a 16-bit immediate.

Computational instructions perform the following operations on register values:

• Arithmetic

MIPS32® 34K<sup>™</sup> Processor Core Family Software User's Manual, Revision 01.02

- Logical
- Shift
- Count Leading Zeros/Ones
- Multiply
- Divide

These operations fit in the following four categories of computational instructions:

- ALU Immediate instructions
- Three-operand Register-type Instructions
- Shift Instructions
- Multiply And Divide Instructions

### 14.3.1 Cycle Timing for Multiply and Divide Instructions

Any multiply instruction in the integer pipeline is transferred to the multiplier as remaining instructions continue through the pipeline; the product of the multiply instruction is saved in the HI and LO registers. If the multiply instruction is followed by an MFHI or MFLO before the product is available, the pipeline interlocks until this product does become available. Refer to Chapter 2, "Pipeline of the 34K<sup>TM</sup> Core" for more information on instruction latency and repeat rates.

# 14.4 Jump and Branch Instructions

Jump and branch instructions change the control flow of a program. All jump and branch instructions occur with a delay of one instruction: that is, the instruction immediately following the jump or branch (this is known as the instruction in the *delay slot*) always executes while the target instruction is being fetched from storage.

### 14.4.1 Overview of Jump Instructions

Subroutine calls in high-level languages are usually implemented with Jump or Jump and Link instructions, both of which are J-type instructions. In J-type format, the 26-bit target address shifts left 2 bits and combines with the high-order 4 bits of the current program counter to form an absolute address.

Returns, dispatches, and large cross-page jumps are usually implemented with the Jump Register or Jump and Link Register instructions. Both are R-type instructions that take the 32-bit byte address contained in one of the general purpose registers.

For more information about jump instructions, refer to the individual instructions in *MIPS32®* Architecture Reference Manual, Volume II: The MIPS32® Instruction Set.

### 14.4.2 Overview of Branch Instructions

All branch instruction target addresses are computed by adding the address of the instruction in the delay slot to the 16-bit *offset* (shifted left 2 bits and sign-extended to 32 bits). All branches occur with a delay of one instruction.

MIPS32® 34K™ Processor Core Family Software User's Manual, Revision 01.02

If a conditional branch likely is not taken, the instruction in the delay slot is nullified.

Branches, jumps, ERET, and DERET instructions should not be placed in the delay slot of a branch or jump.

# **14.5 Control Instructions**

Control instructions allow the software to initiate traps; they are always R-type.

# **14.6 Coprocessor Instructions**

CP0 instructions perform operations on the System Control Coprocessor registers to manipulate the memory management and exception handling facilities of the processor. Refer to Chapter 15, "34KTM Processor Core Instructions" for a listing of CP0 instructions.

**Instruction Set Overview** 

Chapter 15

# **34K<sup>™</sup> Processor Core Instructions**

This chapter supplements the MIPS32 Architecture Reference Manual by describing instruction behavior that is specific to a 34K processor core. The chapter is divided into the following sections:

- Section 15.1 "Understanding the Instruction Descriptions"
- Section 15.2 "34K<sup>TM</sup> Opcode Map"
- Section 15.3 "Floating Point Unit Instruction Format Encodings"
- Section 15.4 "MIPS32® Instruction Set for the 34K<sup>TM</sup> Core"

The 34K processor core also supports the MIPS16e ASE to the MIPS32 architecture. The MIPS16e ASE instruction set is described in Chapter 16, "MIPS16e<sup>TM</sup> Application-Specific Extension to the MIPS32® Instruction Set".

# **15.1 Understanding the Instruction Descriptions**

Refer to Volume II of the MIPS32 Architecture Reference Manual for more information about the instruction descriptions. There is a description of the instruction fields, definition of terms, and a description function notation available in that document.

# 15.2 34K<sup>™</sup> Opcode Map

Symbol	Meaning
*	Operation or field codes marked with this symbol are reserved for future use, are valid encodings for a higher-order MIPS ISA level, or are part of an application specific extension not implemented on this core. Executing such an instruction will cause a Reserved Instruction Exception.
δ	(Also <i>italic</i> field name.) Operation or field codes marked with this symbol denotes a field class. The instruction word must be further decoded by examining additional tables that show values for another instruction field.
$\nabla$	Operation or field codes marked with this symbol represent instructions which are only legal if 64-bit floating point operations are enabled. In other cases, executing such an instruction will cause a Reserved Instruction Exception (non-coprocessor encodings or coprocessor instruction encodings for a coprocessor to which access is allowed) or a Coprocessor Unusable Exception (coprocessor instruction encodings for a coprocessor to which access is not allowed).
φ	Operation or field codes marked with this symbol are obsolete and will be removed from a future revision of the MIPS32 ISA. Software should avoid using these operation or field codes.

op	code	bits 2826							
		0	1	2	3	4	5	6	7
bits	3129	000	001	010	011	100	101	110	111
0	000	$SPECIAL \delta$	REGIMM δ	J	JAL	BEQ	BNE	BLEZ	BGTZ
1	001	ADDI	ADDIU	SLTI	SLTIU	ANDI	ORI	XORI	LUI
2	010	COP0δ	COP1δ	COP2 δ	COP1X	BEQL Ø	BNEL Ø	BLEZL Ø	BGTZL ø
3	011	*	*	*	*	SPECIAL2 $\delta$	JALX	*	SPECIAL3
									δ
4	100	LB	LH	LWL	LW	LBU	LHU	LWR	*
5	101	SB	SH	SWL	SW	*	*	SWR	CACHE
6	110	LL	LWC1	LWC2	PREF	*	LDC1	LDC2	*
7	111	SC	SWC1	SWC2	*	*	SDC1	SDC2	*

### Table 15.2 MIPS32 Encoding of the Opcode Field

Table 15.3 MIPS32 SPECIAL Opcode Encoding of Function Field

fun	ction	bits 20							
		0	1	2	3	4	5	6	7
bit	s 53	000	001	010	011	100	101	110	111
0	000	$SLL^1$	ΜΟΥϹΙ δ	SRL δ	SRA	SLLV	*	SRLV δ	SRAV
1	001	JR <sup>2</sup>	JALR <sup>2</sup>	MOVZ	MOVN	SYSCALL	BREAK	*	SYNC
2	010	MFHI	MTHI	MFLO	MTLO	*	*	*	*
3	011	MULT	MULTU	DIV	DIVU	*	*	*	*
4	100	ADD	ADDU	SUB	SUBU	AND	OR	XOR	NOR
5	101	*	*	SLT	SLTU	*	*	*	*
6	110	TGE	TGEU	TLT	TLTU	TEQ	*	TNE	*
7	111	*	*	*	*	*	*	*	*

1. Specific encodings of the rt, rd, and sa fields are used to distinguish among the SLL, NOP, SSNOP and EHB functions.

2. Specific encodings of the hint field are used to distinguish JR from JR.HB and JALR from JALR.HB

	rt	bits 1816							
		0	1	2	3	4	5	6	7
bits	2019	000	001	010	011	100	101	110	111
0	00	BLTZ	BGEZ	BLTZL Ø	BGEZL Ø	*	*	*	*
1	01	TGEI	TGEIU	TLTI	TLTIU	TEQI	*	TNEI	*
2	10	BLTZAL	BGEZAL	BLTZALL ø	BGEZALL ø	*	*	*	*
3	11	*	*	*	*	*	*	*	SYNCI

### Table 15.4 MIPS32 REGIMM Encoding of rt Field

MIPS32® 34K™ Processor Core Family Software User's Manual, Revision 01.02

fun	ction	bits 20								
		0	1	2	3	4	5	6	7	
bit	s 53	000	001	010	011	100	101	110	111	
0	000	MADD	MADDU	MUL	*	MSUB	MSUBU	*	*	
1	001	*	*	*	*	*	*	*	*	
2	010		CorExtend							
3	011									
4	100	CLZ	CLO	*	*	*	*	*	*	
5	101	*	*	*	*	*	*	*	*	
6	110	*	*	*	*	*	*	*	*	
7	111	*	*	*	*	*	*	*	SDBBP	

### Table 15.5 MIPS32 SPECIAL2 Encoding of Function Field

### Table 15.6 MIPS32 Special3 Encoding of Function Field for Release 2 of the Architecture

fun	ction	bits 20							
		0	1	2	3	4	5	6	7
bit	s 53	000	001	010	011	100	101	110	111
0	000	EXT	*	*	*	INS	*	*	*
1	001	*	*	*	*	*	*	*	*
2	010	*	*	*	*	*	*	*	*
3	011	*	*	*	*	*	*	*	*
4	100	BSHFL δ	*	*	*	*	*	*	*
5	101	*	*	*	*	*	*	*	*
6	110	*	*	*	*	*	*	*	*
7	111	*	*	*	RDHWR	*	*	*	*

### Table 15.7 MIPS32 MOVCI Encoding of tf Bit

tf	bit 16	
	0	1
	MOVF	MOVT

### Table 15.8 MIPS32 SRL Encoding of Shift/Rotate

tf	bit 21	
	0	1
	SRL	ROTR

### Table 15.9 MIPS32 SRLV Encoding of Shift/Rotate

tf	bit 6	
	0	1
	SRLV	ROTRV

	sa	bits 86							
		0	1	2	3	4	5	6	7
bits	109	000	001	010	011	100	101	110	111
0	00			WSBH					
1	01								
2	10	SEB							
3	11	SEH							

### Table 15.10 MIPS32 BSHFLEncoding of sa Field<sup>1</sup>

1. The sa field is sparsely decoded to identify the final instructions. Entries in this table with no mnemonic are reserved for future use by MIPS Technologies and may or may not cause a Reserved Instruction exception.

	rs	bits 2321							
		0	1	2	3	4	5	6	7
bits 2524		000	001	010	011	100	101	110	111
0	00	MFC0	*	*	*	MTC0	*	*	*
1	01	*	*	RDPGPR	<i>MFMC0</i> <sup>1</sup> δ	*	*	WRPGPR	*
2	10	C0 δ							
3	11								

1. Release 2 of the Architecture added the MFMC0 function, which is further decoded as the DI and EI instructions.

Table 15.12 MIPS32COP0 Encoding of Function Field When r	s=CO
Table 15.12 MIF 352COF C LICOUNTY OF TUTICUON TIER WITEH	3-00

fun	ction	bits 20							
		0	1	2	3	4	5	6	7
bit.	s 53	000	001	010	011	100	101	110	111
0	000	*	TLBR	TLBWI	*	*	*	TLBWR	*
1	001	TLBP	*	*	*	*	*	*	*
2	010	*	*	*	*	*	*	*	*
3	011	ERET	*	*	*	*	*	*	DERET
4	100	WAIT	*	*	*	*	*	*	*
5	101	*	*	*	*	*	*	*	*
6	110	*	*	*	*	*	*	*	*
7	111	*	*	*	*	*	*	*	*

	rs	bits 2321							
		0	1	2	3	4	5	6	7
bits	2524	000	001	010	011	100	101	110	111
0	00	MFC1	*	CFC1	MFHC1	MTC1	*	CTC1	MTHC1
1	01	BC1 δ	*	*	*	*	*	*	*
2	10	Sδ	Dδ	*	*	Wδ	Lδ	*	*
3	11	*	*	*	*	*	*	*	*

#### Table 15.13 MIPS32 COP1 Encoding of rs Field

MIPS32® 34K<sup>™</sup> Processor Core Family Software User's Manual, Revision 01.02

fun	ction	bits 20							
		0	1	2	3	4	5	6	7
bit	s 53	000	001	010	011	100	101	110	111
0	000	ADD	SUB	MUL	DIV	SQRT	ABS	MOV	NEG
1	001	ROUND.L $\nabla$	TRUNC.L $\nabla$	CEIL.L $\nabla$	FLOOR.L $\nabla$	ROUND.W	TRUNC.W	CEIL.W	FLOOR.W
2	010	*	MOVCF <b>δ</b>	MOVZ	MOVN	*	RECIP $\nabla$	RSQRT ∇	*
3	011	*	*	*	*	*	*	*	*
4	100	*	CVT.D	*	*	CVT.W	CVT.L ∇	*	*
5	101	*	*	*	*	*	*	*	*
6	110	*	*	*	*	*	*	*	*
7	111	*	*	*	*	*	*	*	*

### Table 15.14 MIPS32 COP1 Encoding of Function Field When rs=S

### Table 15.15 MIPS32 COP1 Encoding of Function Field When rs=D

fun	ction	bits 20							
		0	1	2	3	4	5	6	7
bit	s 53	000	001	010	011	100	101	110	111
0	000	ADD	SUB	MUL	DIV	SQRT	ABS	MOV	NEG
1	001	ROUND.L $\nabla$	TRUNC.L $\nabla$	CEIL.L $\nabla$	FLOOR.L $\nabla$	ROUND.W	TRUNC.W	CEIL.W	FLOOR.W
2	010	*	MOVCF <b>δ</b>	MOVZ	MOVN	*	RECIP $\nabla$	RSQRT ∇	*
3	011	*	*	*	*	*	*	*	*
4	100	CVT.S	*	*	*	CVT.W	CVT.L ∇	*	*
5	101	*	*	*	*	*	*	*	*
6	110	*	*	*	*	*	*	*	*
7	111	*	*	*	*	*	*	*	*

### Table 15.16 MIPS32 COP1 Encoding of Function Field When rs=W or $L^1$

fur	ction	bits 20							
		0	1	2	3	4	5	6	7
bit	s 53	000	001	010	011	100	101	110	111
0	000	*	*	*	*	*	*	*	*
1	001	*	*	*	*	*	*	*	*
2	010	*	*	*	*	*	*	*	*
3	011	*	*	*	*	*	*	*	*
4	100	CVT.S	CVT.D	*	*	*	*	*	*
5	101	*	*	*	*	*	*	*	*
6	110	*	*	*	*	*	*	*	*
7	111	*	*	*	*	*	*	*	*

1. Format type L is legal only if 64-bit floating point operations are enabled.

tf	bit 16	
	0	1
	MOVF.fmt	MOVT.fmt

### Table 15.17 MIPS32 COP1 Encoding of tf Bit When rs=S or D, Function=MOVCF

### Table 15.18 MIPS64 COP1X Encoding of Function Field<sup>1</sup>

fun	ction	bits 20							
		0	1	2	3	4	5	6	7
bit	s 53	000	001	010	011	100	101	110	111
0	000	LWXC1 ∇	LDXC1 ∇	*	*	*	LUXC1 V	*	*
1	001	SWXC1 V	SDXC1 ∇	*	*	*	SUXC1 ∇	*	PREFX $\nabla$
2	010	*	*	*	*	*	*	*	*
3	011	*	*	*	*	*	*	*	*
4	100	MADD.S V	MADD.D $\nabla$	*	*	*	*	*	*
5	101	MSUB.S ∇	MSUB.D $\nabla$	*	*	*	*	*	*
6	110	NMADD.S	NMADD.D	*	*	24k	*	*	*
		$\nabla$	$\nabla$			*			
7	111	NMSUB.S ∇	NMSUB.D ∇	*	*	*	*	*	*

1. COP1X instructions are legal only if 64-bit floating point operations are enabled.

### Table 15.19 MIPS32 COP2 Encoding of rs Field

	rs	bits 2321							
		0	1	2	3	4	5	6	7
bits	2524	000	001	010	011	100	101	110	111
0	00	MFC2	*	CFC2	MFHC2	MTC2	*	CTC2	MTHC2
1	01	ΒC2δ	*	*	*	*	*	*	*
2	10	C2							
3	11								

# **15.3 Floating Point Unit Instruction Format Encodings**

Instruction format encodings for the floating point unit are presented in this section. This information is a tabular presentation of the encodings described in tables Table 15.13 and Table 15.18 above.

**Table 15.20 Floating Point Unit Instruction Format Encodings** 

fmt (bits 252 opce			field of COP1X ode)					
Decimal	Hex	Decimal	Hex	Mnemonic	Name	Bit Width	Data Type	
015	000F			Used to encode Coprocessor 1 interface instructions (MFC1, CTC1, etc.). Not used for format encoding.				
16	10	0	0	S	Single	32	Floating Point	
17	11	1	1	D	Double	64	Floating Point	

MIPS32® 34K™ Processor Core Family Software User's Manual, Revision 01.02

fmt (bits 252 opce	1 of COP1	fmt3 (bits 20 opce	of COP1X				
Decimal	Hex	Decimal	Hex	Mnemonic	Name	Bit Width	Data Type
1819	1213	23	23	Reserved for fu	ture use by the a	architecture.	
20	14	4	4	W	Word	32	Fixed Point
21	15	5	5	L	Long	64	Fixed Point
22	16	6	6	PS	Paired Single	2 × 32	Floating Point
23	17	7	7	Reserved for fu	ture use by the a	architecture.	
2431	181F	—		Reserved for fu fmt3 encoding.	ture use by the a	architecture. No	t available for

# 15.4 MIPS32<sup>®</sup> Instruction Set for the 34K<sup>™</sup> Core

This section describes the MIPS32 instructions for the 34K cores. Table 15.21 lists the instructions in alphabetical order. Instructions that have implementation dependent behavior are described afterwards. The descriptions for other instructions exist in the architecture reference manual and are not duplicated here.

Instruction	Description	Function
ABS.fmt	Floating Point Absolute Value fmt = s,d	Fd = abs(Fs)
ADD	Integer Add	Rd = Rs + Rt
ADD.fmt	Floating Point Add fmt = s,d	Fd = Fs + Ft
ADDI	Integer Add Immediate	Rt = Rs + Immed
ADDIU	Unsigned Integer Add Immediate	Rt = Rs + <sub>U</sub> Immed
ADDIUPC	Unsigned Integer Add Immediate to PC (MIPS16 only)	Rt = PC + <sub>u</sub> Immed
ADDU	Unsigned Integer Add	Rd = Rs + <sub>U</sub> Rt
AND	Logical AND	Rd = Rs & Rt
ANDI	Logical AND Immediate	Rt = Rs & $(0_{16}    \text{ Immed})$
В	Unconditional Branch (Assembler idiom for: BEQ r0, r0, offset)	PC += (int)offset
BAL	Branch and Link (Assembler idiom for: BGEZAL r0, offset)	GPR[31] = PC + 8 PC += (int)offset
BC1F	Branch On Floating Point False	<pre>if (cc[i] == 0) then   PC += (int)offset</pre>
BC1FL	Branch On Floating Point False Likely	<pre>if (cc[i] == 0)then   PC += (int)offset else   Ignore Next Instruction</pre>

Table 15.21 34K<sup>™</sup> Core Instruction Set

Instruction	Description	Function
BC1T	Branch On Floating Point True	<pre>if(cc[i] == 1) then   PC += (int)offset</pre>
BC1TL	Branch On Floating Point True Likely	<pre>if (cc[i] == 1) then   PC += (int)offset else   Ignore Next Instruction</pre>
BC2F	Branch On CP2 False	<pre>if (cc[i] == 0) then     PC += (int)offset</pre>
BC2FL	Branch On CP2 False Likely	<pre>if (cc[i] == 0)then   PC += (int)offset else   Ignore Next Instruction</pre>
BC2T	Branch On CP2 True	<pre>if(cc[i] == 1) then PC += (int)offset</pre>
BC2TL	Branch On CP2 True Likely	<pre>if (cc[i] == 1) then   PC += (int)offset else   Ignore Next Instruction</pre>
BEQ	Branch On Equal	if Rs == Rt PC += (int)offset
BEQL	Branch On Equal Likely	<pre>if Rs == Rt   PC += (int)offset else   Ignore Next Instruction</pre>
BGEZ	Branch on Greater Than or Equal To Zero	if !Rs[31] PC += (int)offset
BGEZAL	Branch on Greater Than or Equal To Zero And Link	<pre>GPR[31] = PC + 8 if !Rs[31]     PC += (int)offset</pre>
BGEZALL	Branch on Greater Than or Equal To Zero And Link Likely	<pre>GPR[31] = PC + 8 if !Rs[31]   PC += (int)offset else   Ignore Next Instruction</pre>
BGEZL	Branch on Greater Than or Equal To Zero Likely	<pre>if !Rs[31]   PC += (int)offset   else    Ignore Next Instruction</pre>
BGTZ	Branch on Greater Than Zero	if !Rs[31] && Rs != 0 PC += (int)offset
BGTZL	Branch on Greater Than Zero Likely	<pre>if !Rs[31] &amp;&amp; Rs != 0 PC += (int)offset else Ignore Next Instruction</pre>
BLEZ	Branch on Less Than or Equal to Zero	if Rs[31]    Rs == 0 PC += (int)offset

MIPS32® 34K<sup>™</sup> Processor Core Family Software User's Manual, Revision 01.02

Instruction	Description	Function
BLEZL	Branch on Less Than or Equal to Zero Likely	if Rs[31]    Rs == 0 PC += (int)offset else Ignore Next Instruction
BLTZ	Branch on Less Than Zero	if Rs[31] PC += (int)offset
BLTZAL	Branch on Less Than Zero And Link	GPR[31] = PC + 8 if Rs[31] PC += (int)offset
BLTZALL	Branch on Less Than Zero And Link Likely	<pre>GPR[31] = PC + 8 if Rs[31]     PC += (int)offset else     Ignore Next Instruction</pre>
BLTZL	Branch on Less Than Zero Likely	if Rs[31] PC += (int)offset else Ignore Next Instruction
BNE	Branch on Not Equal	if Rs != Rt PC += (int)offset
BNEL	Branch on Not Equal Likely	if Rs != Rt PC += (int)offset else Ignore Next Instruction
BREAK	Breakpoint	Break Exception
C.cond.fmt	Floating Point Compare fmt = s,d	cc[i] = Fs compare_cond Ft
CACHE	Cache Operation	See Software User's Manual
CEIL.L.fmt	Floating Point Ceiling to Long Fixed Point	Fd = convert_and_round(Fs)
CEIL.W.fmt	Floating Point Ceiling to Word Fixed Point	Fd = convert_and_round(Fs)
CFC1	Move Control Word From Floating Point	Rt = FP_Control[Fs]
CFC2	Move Control Word From CP2	Rt = CP2_Control[Fs]
CLO	Count Leading Ones	Rd = NumLeadingOnes(Rs)
CLZ	Count Leading Zeroes	Rd = NumLeadingZeroes(Rs)
COPO	Coprocessor 0 Operation	See Software User's Manual
COP2	Coprocessor 2 Operation	Implementation dependent
CTC1	Move Control Word To Floating Point	<pre>FP_Control[Fs] = Rt</pre>
CTC2	Move Control Word to CP2	CP2 Control[Fs] = Rt
CVT.D.fmt	Floating Point Convert to Double Floating Point fmt = S,W,L	<pre>Fd = convert_and_round(Fs)</pre>

Table 15.21 34K <sup>™</sup> Core	Instruction Set (	(Continued)
-----------------------------------	-------------------	-------------

Instruction	Description	Function
CVT.D.fmt	Floating Point Convert to Double Floating Point fmt = S,W,L	<pre>Fd = convert_and_round(Fs)</pre>
CVT.L.fmt	Floating Point Convert to Long Fixed Point fmt = S,D	<pre>Fd = convert_and_round(Fs)</pre>
CVT.S.fmt	Floating Point Convert to Single Floating Point fmt = W,D,L	Fd = convert_and_round(Fs)
CVT.W.fmt	Floating Point Convert to Word Fixed Point fmt = S,D	Fd = convert_and_round(Fs)
DERET	Return from Debug Exception	PC = DEPC Exit Debug Mode
DI	Atomically Disable Interrupts	Rt = Status; Status <sub>IE</sub> = 0
DIV	Divide	LO = (int)Rs / (int)Rt HI = (int)Rs % (int)Rt
DIV.fmt	Floating Point Divide fmt = S,D	Fd = Fs/Ft
DIVU	Unsigned Divide	LO = (uns)Rs / (uns)Rt HI = (uns)Rs % (uns)Rt
DMT	Clear <i>VPEControl[TE]</i> , which suspends execution of all other TCs affiliates to the same VPE.	The <i>rt</i> register receives the original value of <i>VPEControl</i> ; if you don't specify a register rt it receives the previous con- tents of the <i>MVPControl</i> register.
DVPE	Disable all multithreading, including any other TCs affil- iated to other VPEs, leaving this thread running alone.	Implemented as an atomic clear of the <i>MVPContorl[VEP]</i> bit. If you specify a register rt it receives the previous contents of the <i>MVPControl</i> register.
EHB	Execution Hazard Barrier	Stop instruction execution until execution hazards are cleared
EI	Atomically Enable Interrupts	Rt = Status; Status <sub>IE</sub> = 1
EMT	Atomically sets the <i>VPEControl[TE]</i> bit and returns the old value.	VPEControl[TE] = 1
ERET	Return from Exception	<pre>if SR[2] PC = ErrorEPC else PC = EPC SR[1] = 0 SR[2] = 0 LL = 0</pre>
EVPE	Returns the previous value of the <i>MVPControl</i> register and enable multi-VPE execution.	GPR[rt] <- MVPControl; MVPControl <sub>EVP</sub> <- 1
EXT	Extract Bit Field	Rt = ExtractField(Rs, pos, size)
FLOOR.L.fmt	Floating Point Floor to Long Fixed Point fmt = S,D	<pre>Fd = convert_and_round(Fs)</pre>

Table 15.21 34K <sup>™</sup> Cor	e Instruction Set	(Continued)
----------------------------------	-------------------	-------------

Instruction	Description	Function
FLOOR.W.fmt	Floating Point Floor to Word Fixed Point fmt = S,D	<pre>Fd = convert_and_round(Fs)</pre>
FORK	Find a TC and activate it, so it starts at rs.	The new thread's rd register will be set to the value provided in rt.
INS	Insert Bit Field	Rt = InsertField(Rs, Rt, pos, size)
J	Unconditional Jump	PC = PC[31:28]    offset<<2
JAL	Jump and Link	GPR[31] = PC + 8 PC = PC[31:28]    offset<<2
JALR	Jump and Link Register	Rd = PC + 8 PC = Rs
JALR.HB	Jump and Link Register with Hazard Barrier	Like JALR, but also clears execution and instruction hazards
JALRC	Jump and Link Register Compact - do not execute instruction in jump delay slot(MIPS16 only)	Rd = PC + 2 PC = Rs
JR	Jump Register	PC = Rs
JR.HB	Jump Register with Hazard Barrier	Like JR, but also clears execution and instruction hazards
JRC	Jump Register Compact - do not execute instruction in jump delay slot (MIPS16 only)	PC = Rs
LB	Load Byte	Rt = (byte)Mem[base+offset]
LBU	Unsigned Load Byte	Rt = (ubyte)Mem[base+offset]
LDC1	Load Doubleword to Floating Point	<pre>Ft = memory[base+offset]</pre>
LDC2	Load Doubleword to CP2	<pre>Ft = memory[base+offset]</pre>
LDXC1	Load Doubleword Indexed to Floating Point	Fd = memory[base+index]
LH	Load Halfword	Rt = (half)Mem[base+offset]
LHU	Unsigned Load Halfword	Rt = (uhalf)Mem[base+offset]
LL	Load Linked Word	Rt = Mem[base+offset] LL = 1
LUI	Load Upper Immediate	Rt = immediate << 16
LUXC1	Load Doubleword Indexed Unaligned to Floating Point	<pre>Fd =   memory[(base+index)psize-13</pre>
LW	Load Word	Rt = Mem[Rs+offset]
LWC1	Load Word to Floating Point	<pre>Ft = memory[base+offset]</pre>
LWC2	Load Word to CP2	<pre>Ft = memory[base+offset]</pre>
LWPC	Load Word, PC relative	Rt = Mem[PC+offset]

Table 15.21 34K <sup>™</sup> Cor	e Instruction	Set (0	Continued)
			Jonanaoa

Instruction	Description	Function
LWXC1	Load Word Indexed to Floating Point	Fd = memory[base+index]
LWL	Load Word Left	See Architecture Reference Manual
LWR	Load Word Right	See Architecture Reference Manual
MADD	Multiply-Add	HI   LO += (int)Rs * (int)Rt
MADD.fmt	Floating Point Multiply Add fmt = S,D	Fd = Fs * Ft + Fr
MADDU	Multiply-Add Unsigned	HI   LO += (uns)Rs * (uns)Rt
MFC0	Move From Coprocessor 0	Rt = CPR[0, Rd, sel]
MFC1	Move From FPR	$Rt = Fs_{310}$
MFC2	Move From CP2 Register	$Rt = Fs_{310}$
MFHC1	Move From High Half of FPR	$Rt = Fs_{6332}$
MFHC2	Move From High Half of CP2 Register	$Rt = Fs_{6332}$
MFHI	Move From HI	Rd = HI
MFLO	Move From LO	Rd = LO
MFTR	Move from thread register belonging to some other TC.	Rd = Rt
MOV.fmt	Floating Point Move	Fd = Fs
MOVF	GPR Conditional Move on Floating Point False	if $(cc[i] == 0)$ then Rd = Rs
MOVF.fmt	FPR Conditional Move on Floating Point False	if $(cc[i] == 0)$ then Fd = Fs
MOVN	GPR Conditional Move on Not Zero	if $Rt \neq 0$ then Rd = Rs
MOVN.fmt	FPR Conditional Move on Not Zero	if Rt ≠ 0 then Fd = Fs
MOVT	GPR Conditional Move on Floating Point True	if (cc[i] == 1) then Rd = Rs
MOVT.fmt	FPR Conditional Move on Floating Point True	if $(cc[i] == 1)$ then $Fd = Fs$
MOVZ	GPR Conditional Move on Zero	if Rt = 0 then Rd = Rs
MOVZ.fmt	FPR Conditional Move on Zero	if (Rt == 0) then $Fd = Fs$
MSUB	Multiply-Subtract	HI   LO -= (int)Rs * (int)Rt
MSUB.fmt	Floating Point Multiply Subtract fmt = S,D	Fd = Fs * Ft - Fr
MSUBU	Multiply-Subtract Unsigned	HI   LO -= (uns)Rs * (uns)Rt
MTC0	Move To Coprocessor 0	CPR[0, n, Sel] = Rt
MTC1	Move To FPR	Fs = Rt
MTC2	Move to CP2 register	Fs = Rt

### Table 15.21 34K<sup>™</sup> Core Instruction Set (Continued)

MIPS32® 34K™ Processor Core Family Software User's Manual, Revision 01.02

Instruction	Description	Function
MTHC1	Move To High Half of FPR	Fd = Rt    Fs <sub>310</sub>
MTHC2	Move to High Half of CP2 register	Fd = Rt    Fs <sub>310</sub>
MTHI	Move To HI	HI = Rs
MTLO	Move To LO	LO = Rs
MTTR	Move to thread register belonging to some other TC.	Rt = Rd
MUL	Multiply with register write	HI   LO =Unpredictable Rd = ((int)Rs * (int)Rt) <sub>310</sub>
MUL.fmt	Floating Point Multiply fmt = S,D	Fd = Fs * Ft
MULT	Integer Multiply	HI   LO = (int)Rs * (int)Rd
MULTU	Unsigned Multiply	HI   LO = (uns)Rs * (uns)Rd
NEG.fmt	Floating Point Negate fmt = S,D	Fd = neg(Fs)
NMADD.fmt	Floating Point Negative Multiply Add fmt = S,D	Fd = neg(Fs * Ft + Fr)
NMSUB.fmt	Floating Point Negative Multiply Subtract fmt = S,D	Fd = neg(Fs * Ft - Fr)
NOP	No Operation (Assembler idiom for: SLL r0, r0, r0)	
NOR	Logical NOR	$Rd = \sim (Rs   Rt)$
OR	Logical OR	Rd = Rs   Rt
ORI	Logical OR Immediate	Rt = Rs   Immed
PREF	Prefetch	Load Specified Line into Cache
PREFX	Prefetch Indexed	Load Specified Line into Cache
RDHWR	Read Hardware Register	Allows unprivileged access to registers enabled by HWREna register
RDPGPR	Read GPR from Previous Shadow Set	Rt = SGPR[SRSCtl <sub>PSS</sub> , Rd]
RECIP.fmt	Floating Point Reciprocal Approximation fmt = S,D	Fd = recip(Fs)
RESTORE	Restore registers and deallocate stack frame (MIPS16 only)	See Architecture Reference Manual
ROTR	Rotate Word Right	$Rd = Rt_{sa-10}    Rt_{31sa}$
ROTRV	Rotate Word Right Variable	$Rd = Rt_{Rs-10}    Rt_{31Rs}$
ROUND.L.fmt	Floating Point Round to Long Fixed Point fmt = S,D	Fd = convert_and_round(Fs)

Instruction	Description	Function
ROUND.W.fmt	Floating Point Round to Word Fixed Point fmt = S,D	Fd = convert_and_round(Fs)
RSQRT.fmt	Floating Point Reciprocal Square Root Approximation fmt = S,D	Fd = rsqrt(Fs)
SAVE	Save registers and allocate stack frame (MIPS16 only)	See Architecture Reference Manual
SB	Store Byte	(byte)Mem[base+offset] = Rt
SC	Store Conditional Word	<pre>if LL = 1    mem[base+offset] = Rt    Rt = LL</pre>
SDBBP	Software Debug Break Point	Trap to SW Debug Handler
SDC1	Store Doubleword from Floating Point	<pre>memory[base+offset] = Ft</pre>
SDC2	Store Doubleword from CP2	<pre>memory[base+offset] = Ft</pre>
SDXC1	Store Word Indexed from Floating Point	<pre>memory[base+index] = Fs</pre>
SEB	Sign Extend Byte	Rd = (byte)Rs
SEH	Sign Extend Half	Rd = (half)Rs
SH	Store Half	(half)Mem[base+offset] = Rt
SLL	Shift Left Logical	Rd = Rt << sa
SLLV	Shift Left Logical Variable	Rd = Rt << Rs[4:0]
SLT	Set on Less Than	<pre>if (int)Rs &lt; (int)Rt Rd = 1 else Rd = 0</pre>
SLTI	Set on Less Than Immediate	<pre>if (int)Rs &lt; (int)Immed     Rt = 1 else     Rt = 0</pre>
SLTIU	Set on Less Than Immediate Unsigned	<pre>if (uns)Rs &lt; (uns)Immed   Rt = 1 else   Rt = 0</pre>
SLTU	Set on Less Than Unsigned	<pre>if (uns)Rs &lt; (uns)Immed   Rd = 1 else   Rd = 0</pre>
SQRT.fmt	Floating Point Square Root fmt = S,D	Fd = sqrt(Fs)
SRA	Shift Right Arithmetic	Rd = (int)Rt >> sa
SRAV	Shift Right Arithmetic Variable	Rd = (int)Rt >> Rs[4:0]
SRL	Shift Right Logical	Rd = (uns)Rt >> sa

Table 15.21 34K<sup>™</sup> Core Instruction Set (Continued)

Instruction	Description	Function	
SRLV	Shift Right Logical Variable	Rd = (uns)Rt >> Rs[4:0]	
SSNOP	Superscalar Inhibit No Operation	NOP	
SUB	Integer Subtract	Rt = (int)Rs - (int)Rd	
SUB.fmt	Floating Point Subtract fmt = S,D	Fd = Fs - Ft	
SUBU	Unsigned Subtract	Rt = (uns)Rs - (uns)Rd	
SUXC1	Store Doubleword Indexed Unaligned from Floating Point	<pre>memory[(base+index)psize-13] = Fs</pre>	
SW	Store Word	<pre>Mem[base+offset] = Rt</pre>	
SWC1	Store Word From Floating Point	<pre>Mem[base+offset] = Fs</pre>	
SWC2	Store Word From CP2 Register	<pre>Mem[base+offset] = Fs</pre>	
SWL	Store Word Left	See Architecture Reference Manual	
SWR	Store Word Right	See Architecture Reference Manual	
SWXC1	Store Word Indexed to Floating Point	<pre>memory[base+index] = Fs</pre>	
SYNC	Synchronize	See Software User's Manual	
SYNCI	Synchronize Caches to Make Instruction Writes Effec- tive	For D-cache writeback and I-cache invalidate on specified address	
SYSCALL	System Call	SystemCallException	
TEQ	Trap if Equal	if Rs == Rt TrapException	
TEQI	Trap if Equal Immediate	if Rs == (int)Immed TrapException	
TGE	Trap if Greater Than or Equal	if (int)Rs >= (int)Rt TrapException	
TGEI	Trap if Greater Than or Equal Immediate	if (int)Rs >= (int)Immed TrapException	
TGEIU	Trap if Greater Than or Equal Immediate Unsigned	if (uns)Rs >= (uns)Immed TrapException	
TGEU	Trap if Greater Than or Equal Unsigned	if (uns)Rs >= (uns)Rt TrapException	
TLBWI	Write Indexed TLB Entry	See Software Users Manual	
TLBWR	Write Random TLB Entry	See Software Users Manual	
TLBP	Probe TLB for Matching Entry	See Software Users Manual	
TLBR	Read Index for TLB Entry	See Software Users Manual	
TLT	Trap if Less Than	if (int)Rs < (int)Rt TrapException	
		•	

Instruction	Description	Function
TLTI	Trap if Less Than Immediate	if (int)Rs < (int)Immed TrapException
TLTIU	Trap if Less Than Immediate Unsigned	if (uns)Rs < (uns)Immed TrapException
TLTU	Trap if Less Than Unsigned	if (uns)Rs < (uns)Rt TrapException
TNE	Trap if Not Equal	if Rs != Rt TrapException
TNEI	Trap if Not Equal Immediate	if Rs != (int)Immed TrapException
TRUNC.L.fmt	Floating Point Truncate to Long Fixed Point	Fd = convert_and_round(Fs)
TRUNC.W.fmt	Floating Point Truncate to Word Fixed Point	Fd = convert_and_round(Fs)
WAIT	Wait for Interrupts	Stall until interrupt occurs
WRPGPR	Write to GPR in Previous Shadow Set	SGPR[SRSCtl <sub>PSS</sub> , Rd] = Rt
WSBH	Word Swap Bytes Within HalfWords	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $
XOR	Exclusive OR	Rd = Rs ^ Rt
XORI	Exclusive OR Immediate	Rt = Rs ^ (uns)Immed
YIELD	A multipurpose instruction whose action depends on Rs.	Rs==0; It terminates the thread and makesthe TC available for a subsequent fork. $Rs==-1$ ; paused while other threads run and any scheduling policy change filters through. $Rs==-2$ ; is just done to poll yield inputs. $Rs > 0$ ; you wait for one of the yield input signals, but only one for which there's a corresponding bit set in Rs.
ZEB	Zero extend byte (MIPS16 only)	Rt = (ubyte) Rs
ZEH	Zero extend half (MIPS16 only)	Rt = (uhalf) Rs

3	31	26 25 21	20 16	15	0
	CACHE 101111	base	op	offset	
	6	5	5	16	
	Format: CAC	HE op, offset(b	base)		MIPS32

Purpose: Perform Cache Operation

To perform the cache operation specified by op.


#### **Description**:

The 16-bit offset is sign-extended and added to the contents of the base register to form an effective address. The effective address is used in one of the following ways based on the operation to be performed and the type of cache as described in the following table.

Operation Requires an	Type of Cache	Usage of Effective Address
Address	Physical	The effective address is translated by the MMU to a physical address. The physical address is then used to address the cache
Index	N/A	The effective address is used to index the cache. Assuming that the total cache size in bytes is CS, the associativity is A, and the number of bytes per tag is BPT, the following calculations give the fields of the address which specify the way and the index: $OffsetBit \leftarrow Log2(BPT)$ $IndexBit \leftarrow Log2(CS / A)$ $WayBit \leftarrow IndexBit + Ceiling(Log2(A))$ $Way \leftarrow Addr_{WayBit-1IndexBit}$
		Index $\leftarrow$ Addr <sub>IndexBit-10ffsetBit</sub>

Table 1	15.22	Usage	of	Effective	Address
---------	-------	-------	----	-----------	---------

### Figure 15.1 Usage of Address Fields to Select Index and Way



A TLB Refill and TLB Invalid (both with cause code equal TLBL) exception can occur on any operation. For index operations (where the address is used to index the cache but need not match the cache tag) software should use unmapped addresses to avoid TLB exceptions. This instruction never causes TLB Modified exceptions nor TLB Refill exceptions with a cause code of TLBS.

The effective address may be an arbitrarily-aligned by address. The CACHE instruction never causes an Address Error Exception due to an non-aligned address.

A Cache Error exception may occur as a by-product of some operations performed by this instruction. For example, if a Writeback operation detects a cache or bus error during the processing of the operation, that error is reported via a Cache Error exception. Similarly, a Bus Error Exception may occur if a bus operation invoked by this instruction is terminated in an error. However, cache error exceptions should not be triggered by an Index Load Tag or Index Store tag operation, as these operations are used for initialization and diagnostic purposes.

An address Error Exception (with cause code equal AdEL) occurs if the effective address references a portion of the kernel address space which would normally result in such an exception.

Bits [17:16] of the instruction specify the cache on which to perform the operation, as follows:

Code	Name	Cache	Cop0 Registers Used
2#00	Ι	Primary Instruction	TagLo0, DataLo0, DataHi0, ErrCtl
2#01	D	Primary Data	TagLo1, DataLo1, ErrCtl
2#10	Т	Tertiary - Not supported	
2#11	S	Secondary	TagLo2, DataLo2, DataHi2

Table 15.23 Encoding of Bits[17:16] of CACHE Instruction

Some of the operations use coprocessor0 registers as either sources or destinations. Each of the caches has a separate set of Tag and Data registers. The last column in Table 15.25 lists which registers are used by operations to each cache. In the description of the operations, these may be explicitly listed or referred to in general, such as *TagLoN*, which would refer to the TagLo register corresponding to that cache.

Bits [20:18] of the instruction specify the operation to perform. On Index Load Tag and Index Store Data operations, the specific word (primary D) or double-word (primary I, secondary) that is addressed is loaded into / read from the *DataLo1* (primary D), *DataLo2* and *DataHi2* (secondary), or *DataLo0* and *DataHi0* (primary I) registers. All other cache instructions are line-based and the word and byte indexes will not affect their operation.

Code	Caches	Name	Effective Address Operand Type	Operation	Implemented?
2#000	Ι	Index Invalidate	Index	Set the state of the cache line at the specified index to invalid. This encoding may be used by software to invalidate the entire instruction cache by step- ping through all valid indices.	Yes
	D, S, T	Index Writeback Invalidate	Index	If the state of the cache line at the specified index is valid and dirty, write the line back to the memory address specified by the cache tag. After that operation is completed, set the state of the cache line to invalid. If the line is valid but not dirty, set the state of the line to invalid. This encoding may be used by software to invalidate the entire data cache by stepping through all valid indices. Note that Index Store Tag should be used to initialize the cache at powerup.	Yes

### Table 15.24 Encoding of Bits [20:18] of the CACHE Instruction, ErrCtl[WST,SPR] Cleared

### Table 15.24 Encoding of Bits [20:18] of the CACHE Instruction, ErrCtl[WST,SPR] Cleared (Continued)

Code	Caches	Name	Effective Address Operand Type	Operation	Implemented?
2#001	Ι	Index Load Tag	Index	<ul> <li>Read the tag for the cache line at the specified index into the <i>TagLo0</i> Coprocessor 0 register.</li> <li>Read the data corresponding to the dword index into the <i>DataLo0</i> and <i>DataHi0</i> registers.</li> <li>Precode bits and data array parity bits are also read into the <i>ErrCtl</i> register.</li> </ul>	Yes
2#001	D	Index Load Tag	Index	<ul> <li>Read the tag for the cache line at the specified index into the <i>TagLo0</i> Coprocessor 0 register.</li> <li>Read the data corresponding to the word index into the <i>DataLo1</i> register.</li> <li>Data array parity bits are also read into the <i>ErrCtl</i> register.</li> </ul>	Yes
2#001	S	Index Load Tag	Index	<ul> <li>Read the tag for the cache line at the specified index into the <i>TagLo2</i> Coprocessor 0 register.</li> <li>Read the data corresponding to the dword index into the <i>DataLo2</i> and <i>DataHi2</i> registers.</li> </ul>	Yes
2#010	All	Index Store Tag	Index	Write the tag for the cache line at the specified index from the associated <i>TagLoN</i> Coprocessor 0 register. By default, the tag parity value will be automatically calculated. For test purposes, the parity/ECC bits from the <i>TagLoN</i> register will be used if $ErrCtl_{PO}$ is set. This encoding may be used by software to ini- tialize the entire instruction or data caches by stepping through all valid indices. Doing so requires that the <i>TagLo</i> register associated with the cache be initialized first.	Yes
2#011	I,D,T	Reserved	Unspecified	Executed as a no-op	No
2#011	S	Index Store Data	Index	Write the <i>DataHi2</i> and <i>DataLo2</i> Coprocessor 0 register contents at the way and dword index specified. The ECC bits are always generated by the hardware (if present)	Yes

### Table 15.24 Encoding of Bits [20:18] of the CACHE Instruction, ErrCtl[WST,SPR] Cleared (Continued)

Code	Caches	Name	Effective Address Operand Type	Operation	Implemented?
2#100	All	Hit Invalidate	Address	If the cache line contains the specified address, set the state of the cache line to invalid. This encoding may be used by software to invalidate a range of addresses from the instruction cache by stepping through the address range by the line size of the cache.	Yes
2#101	Ι	Fill	Address	Fill the cache from the specified address. The cache line is refetched even if it is already in the cache.	Yes
	D, S, T	Hit WriteBack Invalidate	Address	If the cache line contains the specified address and it is valid and dirty, write the contents back to memory. After that operation is completed, set the state of the cache line to invalid. If the line is valid but not dirty, set the state of the line to invalid.	Yes
				This encoding may be used by software to invalidate a range of addresses from the data cache by stepping through the address range by the line size of the cache.	
2#110	D, S, T	Hit WriteBack	Address	If the cache line contains the specified address and it is valid and dirty, write the contents back to memory. After the operation is completed, leave the state of the line valid, but clear the dirty state.	Yes
2#111	All	Fetch and Lock	Address	If the cache does not contain the specified address, fill it from memory, performing a writeback if required, and set the state to valid and locked. If the cache already contains the specified address, set the state to locked. The way selected on fill from memory is the least recently used.	Yes
				The lock state is cleared by executing an Index Invalidate, Index Writeback Invalidate, Hit Invalidate, or Hit Writeback Invalidate operation to the locked line, or via an Index Store Tag operation with the lock bit reset in the <i>TagLoN</i> register.	
				It is illegal to lock all ways at a given cache index. If all ways are locked, subsequent references to that index will displace one of the locked lines.	

MIPS32® 34K<sup>™</sup> Processor Core Family Software User's Manual, Revision 01.02

Code	Caches	Name	Effective Address Operand Type	Operation	Implemented?
2#001	All	Index Load WS	Index	Read the WS RAM at the specified index into the <i>TagLoN</i> Coprocessor 0 register.	Yes
2#010	Ι	Index Store WS	Index	Update the WS RAM at the specified index from the <i>TagLo0</i> Coprocessor 0 register.	Yes
2#010	D	Index Store WS	Index	Update the WS RAM at the specified index from the <i>TagLo1</i> Coprocessor 0 register. If <i>ErrCtl<sub>PO</sub></i> is set, the dirty parity values in the <i>TagLo1</i> register will be written to the WS RAM. Otherwise, the parity will be calculated for the write data.	Yes
2#010	S	Index Store WS	Index	Update the WS RAM at the specified index from the <i>TagLo2</i> Coprocessor 0 register. If <i>ErrCtl<sub>PO</sub></i> is set, the dirty parity values in the <i>TagLo2</i> register will be written to the WS RAM. Otherwise, the parity will be calculated for the write data.	Yes
2#011	Ι	Index Store Data	Index	Write the DataHi0 and DataLo0 Coprocessor 0register contents at the way and dword indexspecified.If $ErrCtl_{PO}$ is set, $ErrCtl_{PI}$ is used for the parityvalue. Otherwise, the parity value is calculatedfor the write data.If $ErrCtl_{PCO}$ is set, $ErrCtl_{PCI}$ is used for theprecode values. Otherwise, the precode valueswill be calculated based on the write data.	Yes
2#011	D	Index Store Data	Index	Write the <i>DataLo1</i> Coprocessor 0 register contents at the way and word index specified. If ErrCtl <sub>PO</sub> is set, ErrCtl <sub>PD</sub> is used for the parity value. Otherwise, the parity value is calculated for the write data.	Yes
2#011	S	Index Store ECC	Index	Write the <i>DataLo2</i> Coprocessor 0 register contents to the ECC bits at the way and dword index specified.	Yes
All Oth- ers	All			Other codes should not be used while ErrCtl <sub>WST</sub> is set.	

### Table 15-1 Encoding of Bits [20:18] of the CACHE Instruction, ErrCtl[WST] Set. ErrCtl[SPR] Cleared

Code	Caches	Name	Effective Address Operand Type	Operation	Implemented?
2#001	I	Index Load Tag	Index	Read the SPRAM tag at the specified index into the <i>TagLo0</i> Coprocessor 0 register. Also read the instruction data and precode information corresponding to the byte index into the <i>DataHi,DataLo</i> , and <i>ErrCtl</i> registers	Yes
2#001	D	Index Load Tag	Index	Read the SPRAM tag at the specified index into the <i>TagLo1</i> Coprocessor 0 register.	Yes
2#010	I, D	Index Store Tag	Index	Update the SPRAM tag at the specified index from the <i>TagLoN</i> Coprocessor 0 register.	Yes
2#011	Ι	Index Store Data	Index	Write the <i>DataLo0</i> and <i>DataHi0</i> Coprocessor 0 register contents into the SPRAM at the dword index specified.	Yes
2#011	D	Index Store Data	Index	Write the <i>DataLo1</i> Coprocessor 0 register contents into the SPRAM at the word index specified.	Yes
All Oth- ers	I,D			Other codes should not be used while ErrCtl <sub>SPR</sub> is set.	
All	S,T			Secondary and Tertiary operations should not be performed while ErrCtl <sub>SPR</sub> is set.	

#### Table 15.25 Encoding of Bits [20:18] of the CACHE Instruction, ErrCtl[SPR] Set, ErrCtl[WST] Cleared

#### **Restrictions:**

The operation of this instruction is UNDEFINED for any operation/cache combination that is not implemented.

The operation of this instruction is **UNDEFINED** if the operation requires an address, and that address is uncacheable.

If access to Coprocessor 0 is not enabled, a Coprocessor Unusable Exception is signaled.

### **Operation:**

```
vAddr ← GPR[base] + sign_extend(offset)
(pAddr, uncached) ← AddressTranslation(vAddr, DataReadReference)
CacheOp(op, vAddr, pAddr)
```

### **Exceptions:**

TLB Refill Exception.

TLB Invalid Exception

Coprocessor Unusable Exception

Address Error Exception

Cache Error Exception

Bus Error Exception

31	26 25 21	20 16	15 0
LL 110000	base	rt	offset
6	5	5	16

Format: LL rt, offset(base)

#### Purpose: Load Linked Word

To load a word from memory for an atomic read-modify-write

**Description:** GPR[rt] ← memory[GPR[base] + offset]

The LL and SC instructions provide the primitives to implement atomic read-modify-write (RMW) operations for synchronizable memory locations.

The contents of the 32-bit word at the memory location specified by the aligned effective address are fetched and written into GPR *rt*. The 16-bit signed *offset* is added to the contents of GPR *base* to form an effective address.

This begins a RMW sequence on the current processor. There can be only one active RMW sequence per processor. When an LL is executed it starts an active RMW sequence replacing any other sequence that was active. The RMW sequence is completed by a subsequent SC instruction that either completes the RMW sequence atomically and succeeds, or does not and fails.

Executing LL on one processor does not cause an action that, by itself, causes an SC for the same block to fail on another processor.

An execution of LL does not have to be followed by execution of SC; a program is free to abandon the RMW sequence without attempting a write.

#### **Restrictions**:

The addressed location must be synchronizable by all processors and I/O devices sharing the location; if it is not, the result in **UNPREDICTABLE**. Which storage is synchronizable is a function of both CPU and system implementations. See the documentation of the SC instruction for the formal definition.

The effective address must be naturally-aligned. If either of the 2 least-significant bits of the effective address is non-zero, an Address Error exception occurs.

#### **Operation:**

```
vAddr ← sign_extend(offset) + GPR[base]
if vAddr<sub>1..0</sub> ≠ 0<sup>2</sup> then
   SignalException(AddressError)
endif
(pAddr, CCA) ← AddressTranslation (vAddr, DATA, LOAD)
memword ← LoadMemory (CCA, WORD, pAddr, vAddr, DATA)
GPR[rt] ← memword
LLbit ← 1
```

#### **Exceptions**:

TLB Refill, TLB Invalid, Address Error, Reserved Instruction, Watch

#### **Programming Notes:**

There is no Load Linked Word Unsigned operation corresponding to Load Word Unsigned.

MIPS32

31	26 25 21	20 16	15 0
PREF 110011	base	hint	offset
6	5	5	16

Format: PREF hint, offset(base)

#### Purpose: Prefetch

To move data between memory and cache.

#### **Description:** prefetch\_memory(GPR[base] + offset)

PREF adds the 16-bit signed *offset* to the contents of GPR *base* to form an effective byte address. The *hint* field supplies information about the way that the data is expected to be used.

PREF is an advisory instruction that may change the performance of the program. However, for all *hint* values except for PrepareForStore, and all effective addresses, it neither changes the architecturally visible state nor does it alter the meaning of the program.

PREF does not cause addressing-related exceptions, including TLB exceptions. If the address specified would cause an addressing exception, the exception condition is ignored and no data movement occurs. However even if no data is moved, some action that is not architecturally visible, such as writeback of a dirty cache line, can take place.

It is implementation dependent whether a Bus Error or Cache Error exception is reported if such an error is detected as a by-product of the action taken by the PREF instruction.

PREF neither generates a memory operation nor modifies the state of a cache line for a location with an *uncached* memory access type, whether this type is specified by the address segment (e.g., kseg1), the programmed coherency attribute of a segment (e.g., the use of the K0, KU, or K23 fields in the *Config* register), or the per-page coherency attribute provided by the TLB.

If PREF results in a memory operation, the memory access type and coherency attribute used for the operation are determined by the memory access type and coherency attribute of the effective address, just as it would be if the memory operation had been caused by a load or store to the effective address.

Any of the following conditions causes the core to treat a PREF instruction as a NOP.

- A reserved *hint* value is used
- The address has a translation error
- The address maps to an uncacheable page

In all other cases, except when *hint* equals 25, execution of the PREF instruction initiates an external bus read transaction. PREF is a non-blocking operation and does not cause the pipeline to stall while waiting for the data to be returned.

Value	Name	Data Use and Desired Prefetch Action
0	load	Use: Prefetched data is expected to be read (not modified). Action: Fetch data as if for a load.
1	store	Use: Prefetched data is expected to be stored or modified. Action: Fetch data as if for a store.

### Table 15.26 Values of *hint* Field for PREF Instruction

MIPS32

2-3	Reserved	Reserved - treated as a NOP.
4	load_streamed	Use: Prefetched data is expected to be read (not modified) but not reused extensively; it "streams" through cache. Action: Fetch data as if for a store. LRU replacement information is ignored and data is placed in way 0 of the cache, so it will be displaced by other streamed prefetches and not displace retained prefetches. If way 0 is locked, the prefetch will be dropped.
5	store_streamed	Use: Prefetched data is expected to be stored or modified but not reused extensively; it "streams" through cache. Action: Fetch data as if for a store. LRU replacement information is ignored and data is placed in way 0 of the cache, so it will be displaced by other streamed prefetches and not displace retained prefetches. If way 0 is locked, the prefetch will be dropped.
6	load_retained	Use: Prefetched data is expected to be read (not modified) and reused exten- sively; it should be "retained" in the cache. Action: Fetch data as if for a load. LRU replacement information is used, but way 0 of the cache is specifically excluded. This prevents streamed prefetches from displacing the line.
7	store_retained	Use: Prefetched data is expected to be stored or modified and reused exten- sively; it should be "retained" in the cache. Action: Fetch data as if for a store. LRU replacement information is used, but way 0 of the cache is specifically excluded. This prevents streamed prefetches from displacing the line.
8-24	Reserved	Reserved - treated as a NOP.
25	writeback_invalidate (also known as "nudge")	Use: Data is no longer expected to be used. Action: Schedule a writeback of any dirty data. The cache line is marked as invalid upon completion of the writeback. If cache line is clean or locked, no action is taken.
26-29	Reserved	Reserved - treated as a NOP.
30	PrepareForStore	Use: Prepare the cache for writing an entire line, without the overhead involved in filling the line from memory. Action: If the reference hits in the cache, no action is taken. If the reference misses in the cache, a line is selected for replacement, any valid and dirty victim is written back to memory, the entire line is filled with zero data, and the state of the line is marked as valid and dirty. Programming Note: Because the cache line is filled with zero data only on a cache miss, software must not assume that this action, in and of itself, can be used as a fast bzero-type function.
31	Reserved	Reserved - treated as a NOP.

|--|

### **Restrictions:**

None

I

### **Operation:**

```
vAddr ← GPR[base] + sign_extend(offset)
(pAddr, CCA) ← AddressTranslation(vAddr, DATA, LOAD)
```

Prefetch(CCA, pAddr, vAddr, DATA, hint)

#### **Exceptions:**

Bus Error, Cache Error

Prefetch does not take any TLB-related or address-related exceptions under any circumstances.

### **Programming Notes:**

Prefetch cannot move data to or from a mapped location unless the translation for that location is present in the TLB. Locations in memory pages that have not been accessed recently may not have translations in the TLB, so prefetch may not be effective for such locations.

Prefetch does not cause addressing exceptions. A prefetch may be used using an address pointer before the validity of the pointer is determined without worrying about an addressing exception.

It is implementation dependent whether a Bus Error or Cache Error exception is reported if such an error is detected as a by-product of the action taken by the PREF instruction. Typically, this only occurs in systems which have high-reliability requirements.

Prefetch operations have no effect on cache lines that were previously locked with the CACHE instruction.

31	26	25 21	20 16	15 0
	SC 111000	base	rt	offset
	6	5	5	16

Format: SC rt, offset(base)

Purpose: Store Conditional Word

To store a word to memory to complete an atomic read-modify-write

**Description:** if atomic\_update then memory[GPR[base] + offset]  $\leftarrow$  GPR[rt], GPR[rt]  $\leftarrow$  1 else GPR[rt]  $\leftarrow$  0

The LL and SC instructions provide primitives to implement atomic read-modify-write (RMW) operations for synchronizable memory locations.

The 32-bit word in GPR *rt* is conditionally stored in memory at the location specified by the aligned effective address. The 16-bit signed *offset* is added to the contents of GPR *base* to form an effective address.

The SC completes the RMW sequence begun by the preceding LL instruction executed on the processor. To complete the RMW sequence atomically, the following occur:

- The 32-bit word of GPR rt is stored into memory at the location specified by the aligned effective address.
- A 1, indicating success, is written into GPR rt.

Otherwise, memory is not modified and a 0, indicating failure, is written into GPR rt.

If the following event occurs between the execution of LL and SC, the SC fails:

• An ERET instruction is executed.

If either of the following events occurs between the execution of LL and SC, the SC may succeed or it may fail; the success or failure is not predictable. Portable programs should not cause one of these events.

- A memory access instruction (load, store, or prefetch) is executed on the processor executing the LL/SC.
- The instructions executed starting with the LL and ending with the SC do not lie in a 2048-byte contiguous region of virtual memory. (The region does not have to be aligned, other than the alignment required for instruction words.)

The following conditions must be true or the result of the SC is UNPREDICTABLE:

- Execution of SC must have been preceded by execution of an LL instruction.
- An RMW sequence executed without intervening events that would cause the SC to fail must use the same address in the LL and SC. The address is the same if the virtual address, physical address, and cache-coherence algorithm are identical.

## **Restrictions:**

The effective address must be naturally-aligned. If either of the 2 least-significant bits of the address is non-zero, an Address Error exception occurs.

## **Operation:**

```
vAddr ← sign_extend(offset) + GPR[base]
```

MIPS32® 34K™ Processor Core Family Software User's Manual, Revision 01.02

```
if vAddr_{1..0} \neq 0^2 then

SignalException(AddressError)

endif

(pAddr, CCA) \leftarrow AddressTranslation (vAddr, DATA, STORE)

dataword \leftarrow GPR[rt]

if LLbit then

StoreMemory (CCA, WORD, dataword, pAddr, vAddr, DATA)

endif

GPR[rt] \leftarrow 0^{31} || LLbit
```

## **Exceptions:**

TLB Refill, TLB Invalid, TLB Modified, Address Error, Watch

#### **Programming Notes:**

LL and SC are used to atomically update memory locations, as shown below.

```
L1:

LL T1, (T0) # load counter

ADDI T2, T1, 1 # increment

SC T2, (T0) # try to store, checking for atomicity

BEQ T2, 0, L1 # if not atomic (0), try again

NOP # branch-delay slot
```

Exceptions between the LL and SC cause SC to fail, so persistent exceptions must be avoided. Some examples of these are arithmetic operations that trap, system calls, and floating point operations that trap or require software emulation assistance.

LL and SC function on a single processor for *cached noncoherent* memory so that parallel programs can be run on uniprocessor systems that do not support *cached coherent* memory access types.

31	26	25 21	20	16 15	11	10	6	5	0
	SPECIAL 000000	(	0 00 0000 0000 000	0 0		stype		SYNC 001111	
	6		15			5		6	

Format: SYNC (stype = 0 implied)

**Purpose:** Synchronize Shared Memory

To order loads and stores.

## **Description:**

Simple Description:

- The loads and stores that occur before the SYNC must be completed before the loads and stores after the SYNC are allowed to start.
- Loads are completed when the destination register is written. Stores are completed when the stored value is visible to every other processor in the system.
- SYNC is required, potentially in conjunction with SSNOP (in Release 1 of the Architecture) or EHB (in Release 2 of the Architecture), to guarantee that memory reference results are visible across operating mode changes. For example, a SYNC is required on entry to and exit from Debug Mode to guarantee that memory affects are handled correctly.

## Detailed Description:

- SYNC does not guarantee the order in which instruction fetches are performed. The *stype* values 1-31 are reserved for future extensions to the architecture. A value of zero will always be defined such that it performs all defined synchronization operations. Non-zero values may be defined to remove some synchronization operations. As such, software should never use a non-zero value of the *stype* field, as this may inadvertently cause future failures if non-zero values remove synchronization operations.
- The SYNC instruction stalls until all loads, stores, refills are completed and all write buffers are empty.
- If the Config7<sub>ES</sub> bit is set, executing a SYNC instruction will cause a synchronizing transaction on the external bus. This will be a read with the OC\_MReqInfo[3] bit set. Handling of this transaction is system dependent, but a typical system will flush any external write buffers and complete all pending transactions before completing the SYNC.

## **Restrictions:**

None

## **Operation:**

SyncOperation(stype)

## **Exceptions:**

None

31	26 2	5 24	6	5	0
COP0 010000		0	0 000 0000 0000 0000 0000		TLBR 000001
6	1		19	<u>I</u>	6

Format: TLBR

Purpose: Read Indexed TLB Entry

To read an entry from the TLB.

## **Description**:

The EntryHi, EntryLo0, EntryLo1, and PageMask registers are loaded with the contents of the TLB entry pointed to by the Index register. In Release 1 of the Architecture, it is implementation dependent whether multiple TLB matches are detected on a TLBR. However, implementations are strongly encouraged to report multiple TLB matches only on a TLB write. In Release 2 of the Architecture, multiple TLB matches may only be reported on a TLB write. Note that the value written to the EntryHi, EntryLo0, and EntryLo1 registers may be different from that originally written to the TLB via these registers in that:

• The value returned in the G bit in both the *EntryLo0* and *EntryLo1* registers comes from the single G bit in the TLB entry. Recall that this bit was set from the logical AND of the two G bits in *EntryLo0* and *EntryLo1* when the TLB was written.

## **Restrictions:**

The operation is **UNDEFINED** if the contents of the Index register are greater than or equal to the number of TLB entries in the processor.

If access to Coprocessor 0 is not enabled, a Coprocessor Unusable Exception is signaled.

## **Operation:**

```
\begin{split} \mathbf{i} &\leftarrow \mathrm{Index} \\ \mathrm{if} \ \mathbf{i} > (\mathrm{TLBEntries} - 1) \ \mathrm{then} \\ & \mathbf{UNDEFINED} \\ \mathrm{endif} \\ \mathrm{PageMask}_{\mathrm{Mask}} &\leftarrow \mathrm{TLB[i]}_{\mathrm{Mask}} \\ \mathrm{EntryHi} &\leftarrow \\ & & \mathrm{TLB[i]}_{\mathrm{VPN2}} \mid \mid \\ & & 0^5 \mid \mid \mathrm{TLB[i]}_{\mathrm{ASID}} \\ \mathrm{EntryLo1} &\leftarrow 0^2 \mid \mid \\ & & \mathrm{TLB[i]}_{\mathrm{PFN1}} \mid \mid \\ & & \mathrm{TLB[i]}_{\mathrm{C1}} \mid \mid \mathrm{TLB[i]}_{\mathrm{D1}} \mid \mid \mathrm{TLB[i]}_{\mathrm{V1}} \mid \mid \mathrm{TLB[i]}_{\mathrm{G}} \\ \mathrm{EntryLo0} &\leftarrow 0^2 \mid \mid \\ & & \mathrm{TLB[i]}_{\mathrm{PFN0}} \mid \mid \\ & & \mathrm{TLB[i]}_{\mathrm{PFN0}} \mid \mid \\ & & \mathrm{TLB[i]}_{\mathrm{C0}} \mid \mid \mathrm{TLB[i]}_{\mathrm{D0}} \mid \mid \mathrm{TLB[i]}_{\mathrm{V0}} \mid \mid \mathrm{TLB[i]}_{\mathrm{G}} \\ \end{split}
```

## **Exceptions**:

Coprocessor Unusable

31	26 25	24 6	5	0
COP0	CO	0	TLBWI	
010000	1	000 0000 0000 0000 0000 0000 19	000010	

Format: TLBWI

Purpose: Write Indexed TLB Entry

To write a TLB entry indexed by the Index register.

## **Description**:

The TLB entry pointed to by the Index register is written from the contents of the *EntryHi*, *EntryLo0*, *EntryLo1*, and *PageMask* registers. It is implementation dependent whether multiple TLB matches are detected on a TLBWI. In such an instance, a Machine Check Exception is signaled. See Section 5.4.1 "Hits, Misses, and Multiple Matches" for the cases in which a 34K core will signal a Machine Check. In Release 2 of the Architecture, multiple TLB matches may only be reported on a TLB write. The information written to the TLB entry may be different from that in the *EntryHi*, *EntryLo0*, and *EntryLo1* registers, in that:

• The single G bit in the TLB entry is set from the logical AND of the G bits in the *EntryLo0* and *EntryLo1* registers.

## **Restrictions:**

The operation is **UNDEFINED** if the contents of the Index register are greater than or equal to the number of TLB entries in the processor.

If access to Coprocessor 0 is not enabled, a Coprocessor Unusable Exception is signaled.

## **Operation:**

```
\begin{split} & i \leftarrow \text{Index} \\ & \text{TLB[i]}_{\text{Mask}} \leftarrow \text{PageMask}_{\text{Mask}} \\ & \text{TLB[i]}_{\text{VPN2}} \leftarrow \text{EntryHi}_{\text{VPN2}} \\ & \text{TLB[i]}_{\text{ASID}} \leftarrow \text{EntryHi}_{\text{ASID}} \\ & \text{TLB[i]}_{\text{G}} \leftarrow \text{EntryLol}_{\text{G}} \text{ and EntryLo0}_{\text{G}} \\ & \text{TLB[i]}_{\text{PFN1}} \leftarrow \text{EntryLo1}_{\text{PFN}} \\ & \text{TLB[i]}_{\text{C1}} \leftarrow \text{EntryLo1}_{\text{C}} \\ & \text{TLB[i]}_{\text{D1}} \leftarrow \text{EntryLo1}_{\text{V}} \\ & \text{TLB[i]}_{\text{V1}} \leftarrow \text{EntryLo1}_{\text{V}} \\ & \text{TLB[i]}_{\text{PFN0}} \leftarrow \text{EntryLo0}_{\text{PFN}} \\ & \text{TLB[i]}_{\text{C0}} \leftarrow \text{EntryLo0}_{\text{C}} \\ & \text{TLB[i]}_{\text{D0}} \leftarrow \text{EntryLo0}_{\text{V}} \\ & \text{TLB[i]}_{\text{V0}} \leftarrow \text{EntryLo0}_{\text{V}} \\ \end{split}
```

## **Exceptions**:

Coprocessor Unusable

Machine Check

MIPS32

365

Format: TLBWR

Purpose: Write Random TLB Entry

To write a TLB entry indexed by the Random register.

## **Description**:

The TLB entry pointed to by the *Random* register is written from the contents of the *EntryHi*, *EntryLo0*, *EntryLo1*, and *PageMask* registers. It is implementation dependent whether multiple TLB matches are detected on a TLBWR. In such an instance, a Machine Check Exception is signaled. In Release 2 of the Architecture, multiple TLB matches may only be reported on a TLB write. See Section 5.4.1 "Hits, Misses, and Multiple Matches" for the cases in which a 34K core will signal a Machine Check. The information written to the TLB entry may be different from that in the *EntryHi*, *EntryLo0*, and *EntryLo1* registers, in that:

• The single G bit in the TLB entry is set from the logical AND of the G bits in the *EntryLo0* and *EntryLo1* registers.

## **Restrictions:**

If access to Coprocessor 0 is not enabled, a Coprocessor Unusable Exception is signaled.

## **Operation:**

```
\begin{split} \mathbf{i} &\leftarrow \text{Random} \\ \text{TLB[i]}_{\text{Mask}} &\leftarrow \text{PageMask}_{\text{Mask}} \\ \text{TLB[i]}_{\text{VPN2}} &\leftarrow \text{EntryHi}_{\text{VPN2}} \\ \text{TLB[i]}_{\text{ASID}} &\leftarrow \text{EntryHi}_{\text{ASID}} \\ \text{TLB[i]}_{\text{G}} &\leftarrow \text{EntryLo1}_{\text{G}} \text{ and EntryLo0}_{\text{G}} \\ \text{TLB[i]}_{\text{PFN1}} &\leftarrow \text{EntryLo1}_{\text{PFN}} \\ \text{TLB[i]}_{\text{C1}} &\leftarrow \text{EntryLo1}_{\text{C}} \\ \text{TLB[i]}_{\text{D1}} &\leftarrow \text{EntryLo1}_{\text{V}} \\ \text{TLB[i]}_{\text{V1}} &\leftarrow \text{EntryLo1}_{\text{V}} \\ \text{TLB[i]}_{\text{PFN0}} &\leftarrow \text{EntryLo0}_{\text{PFN}} \\ \text{TLB[i]}_{\text{C0}} &\leftarrow \text{EntryLo0}_{\text{C}} \\ \text{TLB[i]}_{\text{D0}} &\leftarrow \text{EntryLo0}_{\text{D}} \\ \text{TLB[i]}_{\text{D0}} &\leftarrow \text{EntryLo0}_{\text{V}} \\ \end{split}
```

## **Exceptions:**

Coprocessor Unusable

Machine Check

MIPS32

31	26	25	24 6	5	0
COP0 010000	1	CO 1	Implementation-Dependent Code	WAIT 100000	
6		1	19	6	

Format: WAIT

Purpose: Enter Standby Mode

Wait for Event

## **Description:**

The WAIT instruction forces the core into low power mode. The pipeline is stalled and when all external requests are completed, the processor's main clock is stopped. The processor will restart when reset ( $SI_Reset$  or  $SI_ColdReset$ ) is signaled, or a non-masked interrupt is taken ( $SI_NMI$ ,  $SI_Int$ , or  $EJ_DINT$ ). Note that the core does not use the code field in this instruction.

If the pipeline restarts as the result of an enabled interrupt, that interrupt is taken between the WAIT instruction and the following instruction (EPC for the interrupt points at the instruction following the WAIT instruction).

## **Restrictions:**

The operation of the processor is **UNDEFINED** if a WAIT instruction is placed in the delay slot of a branch or a jump.

If access to Coprocessor 0 is not enabled, a Coprocessor Unusable Exception is signaled.

## **Operation**:

I: Enter lower power mode
I+1:/\* Potential interrupt taken here \*/

## **Exceptions:**

Coprocessor Unusable Exception

## Chapter 16

# MIPS16e<sup>™</sup> Application-Specific Extension to the MIPS32® Instruction Set

This chapter describes the MIPS16e ASE as implemented in the 34K core. Refer to Volume IV-a of the *MIPS32*® *Architecture Reference Manual* for a general description of the MIPS16e ASE as well as instruction descriptions.

This chapter covers the following topics:

- Section 16.1 "Instruction Bit Encoding"
- Section 16.2 "Instruction Listing"

## **16.1 Instruction Bit Encoding**

Table 16.2 through Table 16.9 describe the encoding used for the MIPS16e ASE. Table 16.1 describes the meaning of the symbols used in the tables.

Symbol	Meaning
*	Operation or field codes marked with this symbol are reserved for future use. Executing such an instruction cause a Reserved Instruction Exception.
δ	(Also <i>italic</i> field name.) Operation or field codes marked with this symbol denotes a field class. The instruction word must be further decoded by examining additional tables that show values for another instruction field.
β	Operation or field codes marked with this symbol represent a valid encoding for a higher-order MIPS ISA level. Executing such an instruction cause a Reserved Instruction Exception.
θ	Operation or field codes marked with this symbol are available to licensed MIPS partners. To avoid multiple conflicting instruction definitions, the partner must notify MIPS Technologies, Inc. when one of these encodings is used. If no instruction is encoded with this value, executing such an instruction must cause a Reserved Instruction Exception ( <i>SPECIAL2</i> encodings or coprocessor instruction encodings for a coprocessor to which access is allowed) or a Coprocessor Unusable Exception (coprocessor instruction encodings for a coprocessor to which access is not allowed).
σ	Field codes marked with this symbol represent an EJTAG support instruction and implementation of this encoding is optional for each implementation. If the encoding is not implemented, executing such an instruction must cause a Reserved Instruction Exception. If the encoding is implemented, it must match the instruction encoding as shown in the table.
ε	Operation or field codes marked with this symbol are reserved for MIPS Application Specific Extensions. If the ASE is not implemented, executing such an instruction must cause a Reserved Instruction Exception.
¢	Operation or field codes marked with this symbol are obsolete and will be removed from a future revision of the MIPS64 ISA. Software should avoid using these operation or field codes.

## Table 16.1 Symbols Used in the Instruction Encoding Tables

op	code	bits 1311							
		0	1	2	3	4	5	6	7
bits	1514	000	001	010	011	100	101	110	111
0	00	ADDIUSP <sup>1</sup>	ADDIUPC <sup>2</sup>	В	$JAL(X) \delta$	BEQZ	BNEZ	SHIFT <b>ð</b>	β
1	01	<i>RRI-A</i> δ	ADDIU8 <sup>3</sup>	SLTI	SLTIU	<i>Ι</i> 8 δ	LI	CMPI	β
2	10	LB	LH	LWSP <sup>4</sup>	LW	LBU	LHU	LWPC <sup>5</sup>	β
3	11	SB	SH	SWSP <sup>6</sup>	SW	RRR δ	RR δ	EXTEND δ	β

Table 16.2 MIPS16e Encoding of the Opcode Field

1. The ADDIUSP opcode is used by the ADDIU rx, sp, immediate instruction

2. The ADDIUPC opcode is used by the ADDIU rx, pc, immediate instruction

3. The ADDIU8 opcode is used by the ADDIU rx, immediate instruction

4. The LWSP opcode is used by the LW rx, offset(sp) instruction

5. The LWPC opcode is used by the LW rx, offset(pc) instruction

6. The SWSP opcode is used by the SW rx, offset(sp) instruction

## Table 16.3 MIPS16e JAL(X) Encoding of the x Field

X	bit 26	
	0	1
	JAL	JALX

## Table 16.4 MIPS16e SHIFT Encoding of the f Field

**f** bits 1..0

0	1	2	3
00	01	10	11
SLL	β	SRL	SRA

## Table 16.5 MIPS16e RRI-A Encoding of the f Field

f	bit 4	
	0	1
	ADDIU <sup>1</sup>	β

1. The ADDIU function is used by the ADDIU ry, rx, immediate instruction

## Table 16.6 MIPS16e I8 Encoding of the funct Field

funct	bits 108							
	0	1	2	3	4	5	6	7
	000	001	010	011	100	101	110	111
	BTEQZ	BTNEZ	SWRASP <sup>1</sup>	ADJSP <sup>2</sup>	SVRS δ	MOV32R <sup>3</sup>	*	MOVR32 <sup>4</sup>

1. The SWRASP function is used by the SW ra, offset(sp) instruction

MIPS32® 34K<sup>™</sup> Processor Core Family Software User's Manual, Revision 01.02

- 2. The ADJSP function is used by the ADDIU sp, immediate instruction
- 3. The MOV32R function is used by the MOVE r32, rz instruction

4. The MOVR32 function is used by the MOVE ry, r32 instruction

## Table 16.7 MIPS16e RRR Encoding of the f Field

f	bits 10			
	0	1	2	3
	00	01	10	11
	β	ADDU	β	SUBU

## Table 16.8 MIPS16e RR Encoding of the Funct Field

fı	inct	bits 20							
		0	1	2	3	4	5	6	7
bit	s 43	000	001	010	011	100	101	110	111
0	00	$J(AL)R(C) \delta$	SDBBP	SLT	SLTU	SLLV	BREAK	SRLV	SRAV
1	01	β	*	CMP	NEG	AND	OR	XOR	NOT
2	10	MFHI	CNVT δ	MFLO	β	β	*	β	β
3	11	MULT	MULTU	DIV	DIVU	β	β	β	β

## Table 16.9 MIPS16e I8 Encoding of the s Field when funct=SVRS

s	bit 7	
	0	1
	RESTORE	SAVE

## Table 16.10 MIPS16e RR Encoding of the ry Field when funct=J(AL)R(C)

ry	bits 75							
	0	1	2	3	4	5	6	7
	000	001	010	011	100	101	110	111
	JR rx	JR ra	JALR	*	JRC rx	JRC ra	JALRC	*

## Table 16.11 MIPS16e RR Encoding of the ry Field when funct=CNVT

ry	bits 75							
	0	1	2	3	4	5	6	7
	000	001	010	011	100	101	110	111
	ZEB	ZEH	β	*	SEB	SEH	β	*

## **16.2 Instruction Listing**

Table 16.12 through 16.19 list the MIPS16e instructi	on set.
--	---------

Mnemonic	Instruction	Extensible Instruction
LB	Load Byte	Yes
LBU	Load Byte Unsigned	Yes
LH	Load Halfword	Yes
LHU	Load Halfword Unsigned	Yes
LW	Load Word	Yes
SB	Store Byte	Yes
SH	Store Halfword	Yes
SW	Store Word	Yes

## Table 16.12 MIPS16e Load and Store Instructions

## Table 16.13 MIPS16e Save and Restore Instructions

Mnemonic	Instruction	Extensible Instruction
RESTORE	Restore Registers and Deallocate Stack Frame	Yes
SAVE	Save Registers and Setup Stack Frame	Yes

## Table 16.14 MIPS16e ALU Immediate Instructions

Mnemonic	Instruction	Extensible Instruction
ADDIU	Add Immediate Unsigned	Yes
CMPI	Compare Immediate	Yes
LI	Load Immediate	Yes
SLTI	Set on Less Than Immediate	Yes
SLTIU	Set on Less Than Immediate Unsigned	Yes

## Table 16.15 MIPS16e Arithmetic Two or Three Operand Register Instructions

Mnemonic	Instruction	Extensible Instruction
ADDU	Add Unsigned	No
AND	AND	No
СМР	Compare	No

MIPS32® 34K™ Processor Core Family Software User's Manual, Revision 01.02

Mnemonic	Instruction	Extensible Instruction
MOVE	Move	No
NEG	Negate	No
NOT	Not	No
OR	OR	No
SEB	Sign-Extend Byte	No
SEH	Sign-Extend Halfword	No
SLT	Set on Less Than	No
SLTU	Set on Less Than Unsigned	No
SUBU	Subtract Unsigned	No
XOR	Exclusive OR	No
ZEB	Zero-Extend Byte	No
ZEH	Zero-Extend Halfword	No

## Table 16.15 MIPS16e Arithmetic Two or Three Operand Register Instructions

## Table 16.16 MIPS16e Special Instructions

Mnemonic	Instruction	Extensible Instruction
BREAK	Breakpoint	No
SDBBP	Software Debug Breakpoint	No
EXTEND	Extend	No

## Table 16.17 MIPS16e Multiply and Divide Instructions

Mnemonic	Instruction	Extensible Instruction
DIV	Divide	No
DIVU	Divide Unsigned	No
MFHI	Move From HI	No
MFLO	Move From LO	No
MULT	Multiply	No
MULTU	Multiply Unsigned	No

## Table 16.18 MIPS16e Jump and Branch Instructions

Mnemonic	Instruction	Extensible Instruction
В	Branch Unconditional	Yes

MIPS32® 34K™ Processor Core Family Software User's Manual, Revision 01.02

Mnemonic	Instruction	Extensible Instruction
BEQZ	Branch on Equal to Zero	Yes
BNEZ	Branch on Not Equal to Zero	Yes
BTEQZ	Branch on T Equal to Zero Y	
BTNEZ	Branch on T Not Equal to Zero Yes	
JAL	Jump and Link	No
JALR	Jump and Link Register	No
JALRC	Jump and Link Register Compact	No
JALX	Jump and Link Exchange	No
JR	Jump Register No	
JRC	Jump Register Compact	No

## Table 16.18 MIPS16e Jump and Branch Instructions

## Table 16.19 MIPS16e Shift Instructions

Mnemonic	Instruction	Extensible Instruction
SRA	Shift Right Arithmetic	Yes
SRAV	Shift Right Arithmetic Variable	No
SLL	Shift Left Logical	Yes
SLLV	Shift Left Logical Variable No	
SRL	Shift Right Logical Yes	
SRLV	Shift Right Logical Variable	No

## **Revision History**

In the left hand page margins of this document you may find vertical change bars to note the location of significant changes to this document since its last release. Significant changes are defined as those which you should take note of as you use the MIPS IP. Changes to correct grammar, spelling errors or similar may or may not be noted with change bars. Change bars will be removed for changes which are more than one revision old.

Please note: Limitations on the authoring tools make it difficult to place change bars on changes to figures. Change bars on figure titles are used to denote a potential change in the figure itself. Certain parts of this document (Instruction set descriptions, EJTAG register definitions) are references to Architecture specifications, and the change bars within these sections indicate alterations since the previous version of the relevant Architecture document.

Revision	Date	Description
1.00	August 25, 2006	Initial version.
1.01	August 25, 2006	Replacement for 1.00 - This is the correct version for external release.
1.02	December 19, 2006	<ul> <li>Added ability to modify exception base when Status<sub>BEV</sub> is 1</li> <li>Fixed value of ProcessorID field in PrID register</li> <li>Cleaned up ITU description - use view names from MT docs, add addresses for the views</li> <li>Added missing MT perfcounter information</li> <li>Added descriptions for perfcounter events</li> <li>Updated implementation-dependent instruction descriptions</li> <li>Updated description for L2 bypass bit in Config2</li> <li>Enhanced description for External SYNC indication in Config7</li> <li>Updated ErrorEPC description for value held on reset exception</li> </ul>